NPS62-80-004PR NAVAL POSTGRADUATE SCHOOL

Monterey, California



DATA ACQUISITION UNIT FOR

SATCOM SIGNAL ANALYZER

John E. Ohlson Marvin J. Langston

January 1980

Project Report

Approved for public release; distribution unlimited

Prepared for: Naval Electronic Systems Command

PME-106-1

Washington, D.C. 20360

5104 0362

20091105021

TK 5104 0362

NAVAL POSTGRADUATE SCHOOL Monterey, California

Rear Admiral T. F. Dedman Superintendent

JOL

Jack R. Borsting Provost

The work reported herein was supported in part by the Naval Electronic Systems Command, PME-106-1.

Reproduction of all or part of this report is authorized.

This report was prepared by:

JOHN E. OHLSON

Professor of Electrical Engineering

MARVIN J. LANGSTON

Lieutenant, Writed States Navy

Reviewed by:

Released by:

DONALD E. KIRK, Chairman

Department of Electrical Engineering Dean of Research

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION	PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
I. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
PGS62-80-004PR		
4. TITLE (and Subtitie)		S. TYPE OF REPORT & PERIOD COVERED
DATA ACQUISITION UNIT FOR SA	rcom	Project Report
SIGNAL ANALYZER		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(e)		8. CONTRACT OR GRANT NUMBER(e)
John E. Ohlson		
Marvin J. Langston		
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Naval Postgraduate School		
Monterey, California 93940		N0003980WR09137
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE
Naval Postgraduate School		January 1980
Monterey, California 93940		13. NUMBER OF PAGES 238
14. MONITORING AGENCY NAME & ADDRESS(II differen	t from Controlling Office)	1S. SECURITY CLASS. (of thie report)
		Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		
Approved for public release;	distribution	unlimited
*		
17. DISTRIBUTION STATEMENT (of the abetract entered	in Block 20, if different fro	m Report)
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse elde if necessary an	d identify by block number)	
Analog to Digital Conversion		
20. ABSTRACT (Continue on reverse elde if necessary and A Data Acquisition Unit has h	d Identity by block number)	constructed and demon-
strated as part of the SATCOM	I SIGNAL ANAT.Y	ZER. This unit converte
Intermediate Frequency analogues	og UHF satelli	te signals to digital
data, stores the digital data	in buffer me	mory, and interfaces
with a host computer to facil	itate passing	the digital data to the
host computer.		and the contract of the

ABSTRACT

A Data Acquisition Unit has been designed, constructed and demonstrated as part of the SATCOM SIGNAL ANALYZER. This unit converts Intermediate Frequency analog UHF satellite signals to digital data, stores the digital data in buffer memory, and interfaces with a host computer to facilitate passing the digital data to the host computer.

TABLE OF CONTENTS

I.	INT	RODUC	CTION	1		-		-	-	-	-	-	-	-	-	-	-	18
	A.	BACI	KGROU	ND -		-		-	-	-	-	-	-	-	-	-	-	18
	В.	SPE	CIFIC	GOP	ALS -	_		-	-	-	_	-	_	-	-	-	-	18
	C.	SCO	PE OF	тні	S RE	POR	т -	-	-	-	-	_	-	-	-	-	-	18
	D.	SATI	ELLII	E SI	IGNAL	AN	ALY	ZER	->	-	-	-	-	-	-	-	-	20
	E.	DATA	A ACC	UISI	TION	UN	IT-	-	-	-	-	-	-	-	-	-	-	23
II.	DATA	A AC	QUISI	TION	UNI	T-		_	-	-	-	-	-	_	-	-	-	25
	Α.	GENI	ERAL	INFO	ORMAT	ION		-	-	-	-	_	-	-	-	-	-	25
		1.	Intr	oduo	ction	-		-	-	-	-	-	-	-	-	-	-	25
		2.	Theo	ry o	of Du Conv	al ers	Chai ion	nne -	1 -	An -	al -	o g -	r-t -	-0	-	_	-	25
		3.			Rate													27
		4.	Bit	Reso	oluti	on	Req	uir	em	en	ts	-	-	-	-	-	-	27
	В.	GENI	ERAL	DESC	CRIPT	ION		-	-	-	-	-	-	_	-	-	-	28
		1.	Intr	oduo	ction	_		-	-	-	-	-	-	-	-	-	-	28
		2.	Anal	Log-t	co-Di	git	al (Con	ıve	rs	io	n	Un	nit	-	_	-	30
			a.	High	n Spe	ed	ADC	Вс	ar	ds	-	-	-	-	-	-	-	30
			b.	Low	Spee	d A	DC 1	Воа	rd	s	-	-	-	-	-	-	-	30
		3.	Samp	ole E	Rate	Fre	que	ncy	7 S	yn	th	es	iz	er	-	-	-	31
		4.	Data	and	d Con	tro	l I	npu	ıt/	Ou	tp	ut	:-	-	-	-	-	31
		5.	Buff	er N	Memor	y-		-	-	-	-	-	_	-	-	-	-	32
		6.	Cont	rol-		-		-	-	-	-	-	-	-	-	-	-	33
		7.	From	nt Pa	anel-	-		-	-	-	-	-	-	-	-	-	-	33
		8.	Cons	struc	ction	_		_	_	_	_	_	_	_	_	_	_	34

C.	DETA	AILE	O OPERATION 3	36
	1.	High	Speed ADC Board 3	36
		a.	Introduction	36
		b.	IF Downconversion 3	36
		c.	Baseband Signal Amplification 3	38
		d.	Sample-and-Hold Module, DATEL ADC-VH8B2	39
		e.	Analog-to-Digital Converter Module, DATEL ADC-VH8B2	39
		f.	High Speed ADC Protect Features	40
		g.	ROCKLAND Filter Output	41
		h.	HP-1220 Oscilloscope Output	42
		i.	Front Panel Switches	42
		j.	Digital Output Data	43
		k.	EOC Signal	43
		1.	High Speed ADC Timing	43
		m.	Voltage Requirements	43
		n.	Component Layout	45
	2.	Low	Speed ADC Board	45
		a.	Introduction	45
		b.	Sample-and-Hold Module, DATEL SHM-5	47
		c.	Analog-to-Digital Conversion Module, DATEL ADC-EH12B3	47
		d.	ADC Protect Features	49
		e.	Digital Output Data	50
		f.	EOC Signal	50
		σ.	Low Speed ADC Timing	51

	h.	Voltage Requirements	51
	i.	Component Layout	51
3.	ADC	Timing Board	51
	a.	Introduction	51
	b.	Sample Command Pulse	51
	C.	Start Convert Pulse	54
	d.	Bus Driver Outputs	55
	e.	ADC Selection	55
•	f.	ADC Timing Circuit Timing Diagram-	57
	g.	Voltage Requirements	57
	h.	Component Layout	57
4.	ADC	Prestart Board	57
	a.	Introduction	57
	b.	ADC3-HI, ADC3-LO Output Signals	62
	c.	SYNTEST 2 Output Signal	64
	d.	ADC Prestart Timing	66
	e.	Voltage Requirements	69
	f.	Component Layout	69
5.	ADC	Protect Circuit Board	69
	a.	Introduction	69
	b.	PRMA 105C Relays	69
	C.	Light-Emitting-Diodes	72
	d.	PWROK Output Signal	72
	e.	Component Layout	73
6.	Buf	fer Memory Input Selector	7.3

	a.	Introduction	73
	b.	Input Multiplexer Register	73
	c.	Diagnostic Input Data Port	74
	d.	Buffer Memory Input Circuit Timing Diagram	78
	e.	Voltage Requirements	78
	f.	Buffer Memory Input Selector Component Layout	78
7.	Bufi	fer Memory Circuit Board	78
	a.	Introduction	78
	b.	FAIRCHILD 93415 RAM	82
	c.	Block Partition Design	82
	đ.	Buffer Memory Addressing Scheme	84
	e.	Input Data Bus	84
	f.	Write Enable, WE	84
	g.	Output Data Bus	85
	h.	Buffer Memory Timing Diagram	85
	i.	Voltage Requirements	87
	j.	Buffer Memory Component Layout	87
8.	Buf	fer Memory Timing Circuit Board	87
	a.	Introduction	87
,	b.	Mode I Operation	91
		(1) Generation of \overline{WE}	91
		(2) Generation of SSYNCBO	92
	c.	Mode II Operation	93
		(1) Generation of SSYNCBO	93

		(2)		DRGC	on (0)	of B2	DR -	GO -	-) B -	1	-	-	-	94
	đ.	Mode	III	Oper	ati	.on	-	-	-	-	-	-	-	-	97
		(1)	Gene	rati	on	of	SS	YN	СВ	(0)	_	-	_	97
		(2)		erati			DA -	.GO	(0) B -	1	an -	d -	-	98
	e.	Buffe Timir										-	_	-	98
	f.	Volta	age F	Requi	rem	ent	cs	-	-	-	-	-	-	-	99
	g.	Buffe Compo											-	-	99
9.	Driv	ers,	Auxi	Liar	у в	oai	cd	1	-	-	-	-	-	-	99
	a.	Intro	oduct	ion		-	-	-	-	-	-	-		-	99
	b.	Bus I	Drive	ers-		-	-	-	-	-	-	-	-	-	
	c.	Gener DRG0	catio (0)B2	on of	DR	RG0	(0)	B1 -	. a	nd -	_	-	-	-	105
	d.	Volta	age F	Requi	rem	ent	s	-	-	-	-	_	-	-	105
	e.	Drive	er Co	mpor	nent	: La	ıyc	ut	_	_	-	-	-	-	106
10.	Inve	erters	s, Au	xili	lary	Вс	oar	d	2	-	_	-	-	-	106
	a.	Intro	oduct	ion		-	-	-	-	-	-	-	-	-	106
	b.	Gener SSYNC	ratio COB(2	on of ?) -	SS 	YNC	COB	(1	.)	an -	d -	-	_	-	106
	c.	Gener	ratio	n of	E AS	EL	an	d	BS	EL	,-	-	-	-	109
	d.	Volta	age F	Requi	rem	ent	S	-	-	estato	-	-	-	-	109
	e.	Inve	rter	Comp	one	nt	La	yo	ut	-	-	_	-	-	109
11.	Bufi	er Me	emory	Out	put	: Se	ele	ct	or	C	ir	cu	iit	:-	109
	a.	Intro	oduct	ion			-	-		estable	-	-	-	-	109
	b.	Latch	ned (Outpu	ıt D	ata	a-	-	-	-	-	-	-	-	112
	c.	Outpu	ut Mu	ıltip	olex	or	-	-	-	_	_	-	-	-	112

	d.	Output Bus Drivers 112
	e.	Output Selector Timing 113
	f.	Voltage Requirements 113
	g.	Output Selector Component Layout - 113
12.	Con	trol Board (1 of 2), DAU Interface-113
	a.	Introduction 113
	b.	DAG0 Routing 116
	c.	Status Register 116
		(1) BUSY 0, SIN 040 116
		(2) OVO, SIN 050118
		(3) EOM, SIN 060 119
		(4) WC-LO, SIN 070 120
	d.	Generation of SATNO 120
	e.	Generation of \overline{E} ADD and \overline{E} WC 121
	f.	Voltage Requirements 121
	g.	Control Board (1 of 2) Component Layout 121
13.	Con	trol Board (2 of 2), DAU Interface-121
	a.	Introduction 121
	b.	Data Input 123
	c.	DAG0 Pulse 123
	d.	Range Register 123
	e.	Frequency Register 125
	f.	Word Count Register 125
	g.	Address Register 126
	h.	Control Register 126

		i.	Voltage Requirements	-	-	127
		j.	Control Board (2 of 2) Component Layout			127
	14.	Powe	er Supplies	-	-	127
		a.	Introduction	-	-	127
		b.	DAU Backplane Power Supplies -	-	-	130
		c.	Rack 16 Power Supplies	-	-	130
		d.	Rack 17 Power Supplies	-	-	130
		e.	Protect Relays	-	-	132
D.	DAU	TEST	PANEL	-	-	132
	1.	Intr	coduction	-	-	132
	2.	DAU	Test Panel Operation	-	-	132
Ε.	DAU	ALIG	SNMENT	-	-	134
	1.	Intr	coduction	-	-	134
	2.	Theo	ery of Dual Channel Gain	-	-	134
	3.	Stat	cic Dual Channel Alignment	-	-	138
		a.	Introduction	-	-	138
		b.	High Speed Static Alignment	-	-	138
		c.	Low Speed Static Alignment	-	-	14]
		d.	High Speed ADC Module Alignment	:-	-	142
		e.	Low Speed ADC Module Alighment	-	-	143
	4.	Dyna	amic Dual Channel Alignment	-	-	144
F.	PROI	BLEM	ISOLATION	-	-	147
	1.	Inti	coduction	-	-	147
	2.	Use	of DAU Test Panel	-	-	148

			a.	Intro	ducti	on -		-				-	-	148
			b.	Test	Panel	Oper	catio	on :	for	Mod	de I	r -	-	148
			c.	Test	Panel	Oper	ratio	on :	for	Mod	de :	ΙI	_	150
			d.	Test	Panel	Opei	ratio	on :	for	Mod	de :	III	: -	151
			e.	Summa	ry							-	-	151
			f.	Quick	Refe	rence	e Cha	arts	s -			-	-	152
III.	SATO	COM S	SIGNA	L ANA	LYZER	SOFT	rwari	Ε- ·				-	-	157
	A.	GENE	ERAL	INFOR	MATIO	N						-	-	157
		1.	Intr	oduct	ion -			-				-	-	157
		2.	SAT(COM Spective	ectru s	m Ana 	alyze	er l	Prog	gran	nmiı 	ng -	-	157
			a.	Intro	ducti	on -		-	- -			-	-	157
	٠		b.	Initi	aliza.	tion		· - ·				-	-	158
			c.	Contr	ol							-	-	158
			d.	Data	Acqui	sitio	on -	-		-		-	-	158
			e.	Compu	tatio	n		-		-		-	-	159
			f.	Displ	.ay			-		-		-	-	159
		3.			e FLO rray							-	_	160
			a.	Intro	ducti	on -		-		-		-	-	160
			b.	Using routi	FORT	RAN (Calla 	able	e Si	1b- -		-	-	162
			c.	USE c	f AP- Trans	120B fer-	Wai	t S	tate 	es :	for	_	_	163
			d.	Effic	cient	Use o	of A	P-1	20B	Mei	mor	y-	-	163
		4.	Use Disp	of th	ne TEK Cermin	TRON:	IX 4	014	Gra	aph:	ics 	_	-	164
			a.	Intro	ducti	on -		_		_		_	_	164

			b.	Use	of E	ושמטי	TAKC	Ca	112	h1	`							
			ь.	Subr								_	-	-	_	-	-	164
			C.	Modi	fied	TC	S Su	ıbr	out	ine	<u> </u>	-	-	-	7	-	-	165
			d.	GDT	Resc	lut	ion	-		_	-	1	-	_	-	-	_	165
		5.	Prog	gramm	ing	Phi	loso	ph	у -	-	-	_	_	-	_	-	_	165
			a,	Read	abil	.ity		-		_	-	_	-	_	_	-	-	165
			b.	Effi	cien	cy ·		-		-	-	-	-	_	_	-	-	166
	В.	GENI	ERAL	SATC	OM D	ESC	RIPI	CIO	N	-	-	_	-	-	-	-	-	166
IV.	OPE	RATIO	ONAL	PERF	ORMA	NCE	CHA	ARA	CTE	RIS	T	CS	; –	-	-	-	-	174
	A.	INT	RODUC	CTION				_		-	-	-	-	-	-	-	-	174
	В.	FRE	QUENC	CY RE	SOLU	TIO	IA I	1D	BAN	DW:	נסו	Н	-	_	-	-	-	174
	C.	THR	OUGHI	PUT -				-		_	-	,-	-	-	-	-	-	176
V.	FUT	JRE I	DESI	GN MO	DIFI	CAT	ION	-		_	-	-	-	-	-	-	-	179
	A.	INT	RODU	CTION				-		-	-	-	-	-	-	-	-	179
	В.	BAS	IC DA	AU MO	DIFI	CAT	ION	-		-	_	-	-	-	-	-	_	179
		1.	IOP-	-16 C	hara	cte:	rist	cic	s -	-	-	_	-	_	_	-	-	179
		2,	DAU	Modi	fica	tio	n Ok	oje	cti	ves	5 -	-	-	-	-	-	-	180
VI.	CON	CLUS	ION -		~ -			-		-	-	-	-	-	-	-	-	182
APPENDI	X A	- DA	J PI	OT V	PIN	WIR	ING	LI	ST-	-	-	1	1	-	_	-	-	183
APPENDI	ХВ	- BA	CKPL	ANE C	OAXI	AL (CONN	NEC	TIO	NS	-	-	-	7	1	-	-	222
APPENDI	X C	- SPI	ECIF	ICATI	ON I	ABL	ES-	7		7	-	7	-	-	-	-	1	223
APPENDI	X D	- SI	GNAL	REFE	RENC	CE C	HART	r-		-	-	-	-	_	-	~	-	227
APPENDI	X E	- DU	AL CI	HANNE	L A/	D C	IVNC	ERS	ION	TI	HEO	ORY	7-	-	-	ú	-	229
GLOSSAR!	YOF	TER	MS-				- 5	1		-	_	1	1	_	1	_	-	235
LIST OF	REF	EREN	CES ,				~ -	7		7	-	-	-	1	-	-	-	236
INTTTAL	DIS	TRIBI	UTTO	N T.TS	T		-	1		_	_	_	_	_	_	_	_	238

LIST OF FIGURES

1.	Signal Analyzer System Simplified Block Diagram	19
2.	Dual Channel Down-Conversion Technique	21
3.	Data Acquisition Unit Block Diagram	29
4.	DAU Board Location, Top View DAU	35
5.	High Speed ADC Circuit	37
6.	High Speed ADC Timing Diagram	44
7.	High Speed ADC Component Layout	46
8.	Low Speed ADC Circuit	48
9.	Low Speed ADC Timing Diagram	52
10.	Low Speed ADC Component Layout	53
11.	ADC Timing Circuit	56
12.	ADC Timing Circuit Timing Diagram	58
13.	ADC Timing Board Component Layout	60
14.	ADC Prestart Circuit, Auxiliary Board 3	61
15.	ADC Prestart Circuit Timing Diagram	67
16.	ADC Prestart Board Component Layout	70
17.	ADC Protect Circuit, Auxiliary Board 4	71
18.	ADC Protect Circuit Component Layout	75
19.	Buffer Memory Input Selector Circuit	76
20.	Buffer Memory Input Selector Timing Diagram	79
21.	Buffer Memory Input Selector Component Layout	81
22.	Buffer Memory Circuit	83
23.	Buffer Memory Circuit Timing Diagram	86
24.	Buffer Memory Circuit Component Layout	88

25.	Buffer Memory Timing Circuit 89
26.	Buffer Memory Timing Circuit Timing Diagram 100
27.	Buffer Memory Timing Circuit Component Layout 103
28.	Driver Circuit, Auxiliary Board 1 104
29.	Driver Board Component Layout 107
30.	Inverters, Auxiliary Board 2 108
31.	Inverter Board Component Layout 110
32.	Buffer Memory Output Selector Circuit 111
33.	Buffer Memory Output Selector Timing Diagram 114
34.	Buffer Memory Output Selector Component Layout 115
35.	Control Board (1 of 2) Circuit 117
36.	Control Board (1 of 2) Component Layout 122
37.	Control Board (2 of 2) Circuit 124
38.	Control Board (2 of 2) Component Layout 128
39.	DAU Backplane Component Layout 131
40.	DAU Test Panel Circuit 133
41.	Dual Channel Gain' Difference 136
42.	SATCOM Program Flow Chart, Main Program 169
43.	SATCOM Program Flow Chart, Blocks Subroutine 170
44.	SATCOM Single Plot Example 172
45.	SATCOM Multiple Plot Example 173
46	Dual Channel ADC Theory 233

LIST OF TABLES

I.	A/D Converter and ADC Timing Signals 59
II.	ADC Prestart Signals 68
III.	Buffer Memory Input Selector Codes 77
IV.	Buffer Memory Input Selector Signals and Buffer Memory Signals 80
v.	DAU Modes and Associated Signals 90
VI.	Buffer Memory Timing Signals 102
VII.	Control Board Signals 129
VIII.	DAU Internal Problem Isolation Aids 153
IX.	DAU Test Panel Operation 156
х.	Software Do's and Don'ts for Proper DAU Operation
XI.	DAU Pin to Pin Wiring List 184
XII.	DAU Backplane Coaxial Connections 222
XIII.	AP-120B Specifications 223
XIV.	SM-101 Specifications 224
xv.	DATEL SHM Module Specifications 225
XVI.	DAU Signal Reference Chart 227
XVII.	Dual Channel ADC Theory 234

This page intentionally blank.

I. INTRODUCTION

A. BACKGROUND

This project is part of a series of research projects undertaken by the NAVPGSCOL Satellite Communications Laboratory concerning Navy UHF Satellite Communications. In March of 1977, this Laboratory received funding from PME 106-1 of NAVELEX to develop, design and construct a SATCOM Signal Analyzer at NAVPGSCOL. The purpose of the SATCOM Signal Analyzer is to provide high-speed spectrum analysis of the Navy UHF communication satellite transponders while in orbit.

B. SPECIFIC GOALS

The specific goals in the development of this system are (1) to provide all necessary equipment to make real-time measurements at the Naval Postgraduate School; (2) to develop satellite signal analysis techniques; and (3) to provide equipment design for use in a follow-on version of the Fleet Satellite Monitoring System (FSM) presently in use at the Naval Communication Stations to monitor GAPFILLER and FLTSAT satellites.

C. SCOPE OF THIS REPORT

Figure 1 is a simplified block diagram of the Satellite Signal Analyzer System. This report documents the design and construction of the Data Acquisition Unit, plus the first phase of spectrum analysis software. Additionally, this re-




Figure 1. Signal Analyzer System Simplified Block Diagram.

port deals with theoretical implications related to the practical application of dual channel A/D conversion of signal data.

D. SATELLITE SIGNAL ANALYZER

The Satellite Signal Analyzer has been constructed around an INTERDATA 7/32 minicomputer system, which provides all the necessary control for most of the equipment in the system. High speed processing has been provided via the Floating Point Systems AP-120B Array Processor as a peripheral device to the INTERDATA 7/32. Additional standard peripherals are provided for display, control and software support functions as shown in Figure 1.

The Spectrum Analyzer has been implemented using digital techniques which overcome many of the shortcomings of the present FSM. Dual channel, inphase and quadrature, down conversion of the signal is used to produce two baseband signals which are simultaneously sampled, held and analog-to-digital converted to form the "real" and "imaginary" components of a complex waveform. As explained in Reference 1 this technique preserves all of the band pass characteristics of the RF as shown below, and illustrated in Figure 2.

Local oscillator signal: $cos(\omega_{T}t)$

RF (or IF) signal: x(t)

"IN-phase" component: $I(t) = cos(\omega_L t)x(t)$




Figure 2. Dual Channel Down-Conversion Technique.

"Quadrature-phase" component: Q(t) = $\sin(\omega_L t) x(t)$ combining as "real" and "imaginary" components of a "complex" signal:

$$y(t) = I(t) + jQ(t)$$

$$= cos(\omega_L t) x(t) + jsin(\omega_L t) x(t)$$

$$= cos(\omega_L t) + jsin(\omega_L t) x(t)$$

$$= e^{j\omega_L t} x(t)$$

and taking the Fourier Transform,

$$F\{y(t)\} = F\{e^{j\omega}L^{t}x(t)\}$$
$$= F_{x}(\omega - \omega_{L})$$

Thus, the D.C. component in the baseband signal is the component in the RF signal at the frequency of the local oscillator. This technique permits digital sampling at baseband frequencies while retaining all passband information. Digital spectrum analysis provides a spectral presentation which has no time ambiguity, i.e., all frequency components existed throughout the sampling period. The present FSM uses an analog spectrum analyzer with a scanning display (driven by a computer) so that each frequency component is sampled at a different time with possible several seconds between start and completion of scan. This method can produce very misleading presentations, particularly when using Time Division

Multiple Access techniques in SATCOM channel assignments with access time measured in seconds.

E. DATA ACQUISITION UNIT

The Data Acquisition Unit, DAU, is that portion of the SATCOM Signal Analyzer that converts intermediate frequency, IF, analog UHF satellite signal to digital signal data. The DAU also stores the converted data in buffer memory and then interfaces with the INTERDATA 7/32 minicomputer in order to pass the data on for signal processing.

Reference 1 specified that the DAU be capable of providing the following capability:

- 1. Dual channel simultaneous sample and hold at clock rate up to 3 MHz.
- 2. Analog-to-digital convert both channels in parallel with 8 bit resolution at 3 MHz, and 12 bit resolution to 400 KHz.
 - 3. Perform all conversion under computer control.
- 4. Store data as necessary for DMA (Direct Memory Access) input to computer or array processor. If direct input is not possible at highest rate, store at least $2\emptyset48$ data values for each channel.
- 5. Provide expansion capability for additional pairs of sample/hold and A/D converters.

After a search of the literature on data acquisition systems failed to reveal an appropriate commercially available

unit capable of meeting the stated requirements, the task of building a Data Acquisition Unit was undertaken in this laboratory.

II. DATA ACQUISITION UNIT

A. GENERAL INFORMATION

1. Introduction

The task of designing and constructing a Data Acquisition Unit that could perform as specified, was undertaken by this laboratory in order to fulfill the larger requirement of building a SATCOM Signal Analyzer. The Data Acquisition Unit had to be capable of: 1) Dual channel sample and hold to 3 MHz sample rate; 2) Analog-to digital conversion of two channels in parallel with 8 bit resolution at 3 MHz sample rate and 12 bit resolution to 400 KHz; 3) Performance by computer control; 4) Provision for buffer memory data storage; 5) Provision for expansion.

2. Theory of Dual Channel Analog-to-Digital Conversion

Nyquist sample-rate theory requires that at least two samples per cycle, for the highest frequency in the signal, be taken in order to recover all of the signal information. For a baseband signal, using a single A/D converter, the sample rate would be at least twice the frequency of the highest frequency component in the signal. By using dual channel A/D conversion certain advantages become available.

As described in Sec I.C.l.b. an RF or IF signal can be reconstructed at baseband from the "Inphase" and "Quadrature" downconverted signal components. This method gives two distinct baseband signals, 90 degrees out of phase with each

other, derived from the same source. By sampling and A/D converting both baseband signals simultaneously, numerical estimates of the instantaneous inphase and quadrature signal components are obtained. This inphase and quadrature numerical pair can then be used to represent the real and imaginary components of a complex data point. Utilizing two A/D converted numbers as one complex data point allows that each A/D converter need only operate at a sample rate at least as high as the highest signal frequency component vice at twice the frequency. Additionally, the complex data points, when processed with the Fast Fourier Transform (FFT), permits a more efficient use of the algorithm, whereby all of the computed results are meaningful. The single channel (real component only) FFT produces a symmetric output, half of which is redundant. This dual channel technique retains all of the passband information of the original IF or RF signal, where the zero frequency component corresponds to the component of the RF signal at the local oscillator frequency.

Thus by using dual channel A/D conversion, either twice as wide a signal bandwidth can be analyzed or alternately A/D converters with only half the speed performance need be used. Also the FFT algorithm is used efficiently, completely reconstructing the RF signal passband around the zero frequency component in the FFT output.

For clarification, the remainder of this thesis will refer to the inphase signal component as channel one data

and the quadrature signal component as channel two data.

3. Sample Rate Requirements

Assuming that sampling will be done at frequencies greater than the Nyquist rate, what should be the practical upper limit of the sampling frequency? The Nyquist rate requirement applies to any signal component within the signal bandwidth regardless of the signal level. Because no filter can provide a perfect rectangular passband, the upper frequency cutoff must be determined in order to produce digital signal processing with minimum aliasing.

The widest filter bandwidth in the SATCOM Signal Analyzer is 1 MHz for the spectrum receiver, A25, with a fourth order roll off. A high speed A/D conversion time of 200 nanoseconds was specified for the DAU. This assured a 4 MHz sample rate upper limit which allows sampling at twice the Nyquist rate of 2 MHz for the 1 MHz bandwidth. For a fourth order filter the signal components fall off at 24 dB per octave which means at 4 MHz all signal components will be down 40 dB, a satisfactory level for this application.

4. Bit Resolution Requirements

For the GAPFILLER wideband channel spectrum requirements, it was considered adequate to use an analog-to-digital conversion signal-to-noise (SNR) of approximately 49 dB.

When considering how may bits of analog-to-digital conversion (ADC) resolution are required, the ADC quantization noise contribution must be considered. A good engineering "rule"

of thumb" is that A/D converters provide 6 dB of signal to quantization noise per bit of resolution. Hence, an eight bit ADC would provide 48 dB of signal to noise ratio against a full scale signal. For the high speed A/D converters designed primarily to provide spectral information for the wideband channel, eight bit resolution was chosen as adequate. Using 12 bit ADC resolution provides 72 dB SNR which would add negligible noise level to any signal and provides increased dynamic range. Thus the low speed A/D converters have 12 bit resolution and will provide signal conversion to sample rates to 400 Kilohertz.

B. GENERAL DESCRIPTION

1. Introduction

Figure 3 is a block diagram of the Data Acquisition System. This system has been designed with signal input ports for two channels of IF input and two Local Oscillator (LO) inputs for inphase and quadrature downconversion to baseband. Additionally, signal input ports for two channels of external baseband signals have been provided through the front panel. The Data Acquisition Unit contains an integral frequency synthesizer for sample rate control, two dual-channel A/D converter units, a dual channel buffer memory unit, and a parallel data interface to the INTERDATA 7/32. Sample rate, word count, start address in buffer memory, A/D converter selection, start acquisition and reset are




Figure 3 - Data Acquisition Unit Block Diagram

under control of the INTERDATA 7/32. Data transfer, presently only to the INTERDATA 7/32, will ultimately be made directly to the Floating Point Systems AP-12ØB Array Processor. The AP-12ØB I/O port, IOP-16, will ultimately control the data transfer from the DAU to the AP-12ØB. However, the AP-12ØB will remain under control of the INTERDATA 7/32.

2. Analog-to-Digital Converter Unit

a. High Speed ADC Boards

each for channel 1 and channel 2, to provide for high speed A/D conversion. Additionally the High Speed ADC boards provide, 1) IF to baseband downconversion, 2) External to IF switching, 3) Baseband signal amplification, 4) Buffered signal to HP-1220 oscilloscope and Rockland filter (eventually to Low Speed ADC boards). The sample-and-hold modules used are DATEL Systems model SHM-UH 200 picosecond aperture time units. Paired with the SHM modules are DATEL Systems model ADC-VH8B2 8 bit, 200 nanosecond, A/D converter modules. The A/D converters provide parallel output which is latched on the ADC boards for stability and buffering in the DAU. The High Speed boards are used for sample rates to 4 MHz.

b. Low Speed ADC Boards

Two printed circuit boards, one each for channel 1 and channel 2, are dedicated to low speed A/D converter units. The sample-and-hold function is provided by DATEL

Systems, model ADC-EH12B3 12 bit, 2.0 microsecond A/D converter modules are used to provide parallel output to on board latches. The Low Speed boards are used for high resolution sample rates to 400 Kilohertz.

3. Sample Rate Frequency Synthesizer

Sample Rate is provided by a SYNTEST-SMIØl frequency synthesizer /Ref. 3/ which is Binary Coded Decimal (BCD) programmable with four BCD digits of frequency plus one for range to provide TTL compatible output from .1 Hz to 16 MHz. Programming is provided from RANGE and FREQUENCY registers on the control Interface Board discussed in Section II.C.12. Sample rate may be changed at any time but is software limited to other than data acquisition times. The SM-1Øl provides clocking through the ADC Prestart Board to the ADC Timing Board for synchronization of sample command and start convert pulses.

4. Data and Control Input/Output

The Data Acquisition Unit operates under control of the INTERDATA 7/32 via the INTERDATA Universal Logic Interface (ULI), INTERDATA Product M 48-Ø13, Ref. 2.7. The INTERDATA 7/32, ULI provides Input/Output (I/O) for 16 Data Out (DOT) lines, 16 Data In (DIN) lines, four Control Out (COT) lines, eight Status In (SIN) lines, and one each additional lines, Data Available, Gated (DAGØ), Data Request, Gated (DRGØ), Status Attention (SATNØ), and Status Clear (SCLRØ).

Connectors 2 and 3 of the ULI have been rewired to place all signals on 28 gauge twisted pair cable for connection to the DAU. One 7438 NAND driver has been added in the optional component area of the ULI to provide drive for the DAGO and DRGO signals.

The above described ULI lines enter the DAU through the DAU backplane to be distributed to the Control Interface Board (1 of 2) and (2 of 2). The DOT lines also parallel to the DAU Input Selector boards and the DIN lines parallel to the DAU Output Selector board to provide data in and data out buses respectively, to and from the DAU.

5. Buffer Memory

As has been shown, the DAU has the capability of generating pairs of digital data words at up to a 4 MHz rate. However, the INTERDATA 7/32 can only Direct Memory Access (DMA) 16 bit words, i.e., transfer data, at a rate slightly less than 1 MHz. Alternately in the future configuration with the DAU transferring data directly to the AP-120B, 16 bit word DMA through the IOP-16 is constrained to 1.5 MHz. Clearly then, considering that two 16 bit words must be transferred from the DAU for each pair it acquires, the DAU must store intermediate data in order to acquire data at full sample rate capacity. To be compatible with the dual channel A/D conversion, two channels of buffer memory, designed around FAIRCHILD 93415 1024X1 Bipolar RAM MEMORY I.C.'s, were built into the DAU. Bipolar RAM MEMORY was used despite

its higher power consumption to take advantage of its 35 nanosecond access time necessary for the 4 MHz acquisition rate.

This laboratory's AP-120B as configured has the capability of performing the FFT algorithm on data blocks up to a maximum of 2048 complex points. Thus, the DAU buffer memory was designed to contain 2048 pairs of 12 bit words, which allows continuous acquisition of the maximum size FFT block useable in the AP-120B. The buffer memory is contained on two boards, one for each channel.

6. Control

To maintain INTERDATA 7/32 control of the DAU, the control interface circuitry is built on two boards named Control (1 of 2) and Control (2 of 2). Control board (1 of 2) is mainly comprised of registers for programming range and frequency of the SM-1Ø1 frequency synthesizer, plus block word count and block starting address, plus a register to control the operational mode of the DAU. Control board (2 of 2) contains error condition sensors and a status register to interface DAU operational conditions to the INTERDATA 7/32 and provide "handshaking" signals.

7, Front Panel

The DAU front panel simply consists of two toggle switches to allow switching the analog signal input for the channel one and channel two A/D converters between the NORMAL spectrum receiver signal or an EXTERNAL supplied signal.

Below the toggle switches, female BNC connectors are provided for connection of the external signal. Finally the front panel has one LED located in the bottom left corner to indicate that all DAU power supplies are operational.

8. Construction

As a prototype the DAU was constructed with ample space both on individual printed circuit boards and in the printed circuit board 19 inch rack mounted housing. P.C. boards are mounted vertically in two rows from front to back as shown by the top view in Figure 4. The front row of P.C. boards are 9 inches wide by 9 inches high while the back row of P.C. boards are 10 inches wide by 9 inches high. P.C. boards are supported by vertical card guides and fitted into two 36 pin wire wrap connectors per board. This configuration forms a plane of wire wrap posts on the bottom of the DAU housing for interboard wiring connections. The back of the housing contains three small power supply modules, two protection relays, plus wire strips for additional power supply connections. Additionally the back contains two 50 pin connectors that connect to the INTERDATA 7/32 or the DAU Test Panel as necessary. Adequate room remains on the back plane for future connector installation to support interconnection to the AP-120B's, IOP-106. The back plane connectors are wire wrapped into the bottom plane to distribute signals to and from the DAU. Several specific signal paths were interconnected with 50 ohm coaxial cable to insure

Figure 4. DAU Board Location, Top View DAU

the integrity of those signals and to reduce the stray RF inside the DAU. Where the coaxial cable entered or departed the DAU it was fed through SMA fittings on the back plane, with the exception of the Spectrum Receiver signals that are sent directly to the High Speed ADC boards.

C. DETAILED OPERATION

1. High Speed ADC Board

a. Introduction

The High Speed ADC circuit boards perform six basic functions: 1) high speed analog to digital conversion of the selected signal, 2) Spectrum Receiver (A25) IF down-conversion, 3) selection of down-converted signal from the Spectrum Receiver (A25) or an external baseband signal according to front panel toggle switch setting, 4) baseband signal amplification to appropriate levels for full dynamic range A/D conversion, 5) buffered analog signal to HP-1220 oscilloscope and Rockland filter (eventually to Low Speed ADC boards), and 6) eight bit output data register. Schematic diagram is given in Figure 5.

b. IF Downconversion

Conversion of the Spectrum Receiver IF signal to baseband is accomplished using a MINI-CIRCUITS-LABORATORIES RAY-1 doubly balanced mixer configured as a phase detector. The IF and 30 MHz local oscillator signals from the Spectrum Receiver \sqrt{R} ef. 27 are mixed together and the product low pass




Figure 5 - High Speed ADC Circuit

filtered by the 51 ohm and 220 pf RC filter of R15 and C18, to remove the double frequency and residual 30 MHz. Operating as a high level mixer (phase detector) with a +13 to +18 dBm local oscillator signal, a peak voltage of approximately 300 mv is available at the input of Al resistor R2.

c. Baseband Signal Amplification

In order to boost the downconverted signal up to the ADC-VH8B2 modules required full scale voltage of ±1.28 volts, two stages of amplification are provided by LM 318 operational amplifiers Al and A2. The LM-318 operational amplifier has adequate slew rate and a gain-bandwidth product of 15 MHz. The first stage is limited to a gain of approximately four, in order to maintain a 3 MHz flat bandwidth. Trimpot R23 is used to balance the double balanced mixer output between channel one and channel two as described in Section II.E.4., under ADC dynamic alignment.

The second stage of amplification, A2, in combination with voltage divider R14 and R16, has a gain of approximately one. Trimpot R24 is provided to adjust for full dynamic range as explained in Section II.E.2., static ADC alignment. The three-to-one voltage divider R14 and R15 is utilized to assure overvoltage protection for the SHM-UH module. The SHM-UH can tolerate overvoltage to ±5 volts. Using ±15 volt power on the LM-318 amplifiers the saturation voltage will be no greater than ±13 volts, which divided by 3 is less than ±5 volts. The gain of A2 is approximately three

to maintain at least a 3 MHz flat bandwidth.

d. Sample-and-hold Module, DATEL SHM-UH

Analog from amplifier A2 passes through relay 3 to pin 10 of the DATEL Systems, Inc. model SHM-UH 200 picosecond sample-and-hold module. A 70 nanosecond sample command signal generated on the ADC Timing board (Section II.C.3.), is supplied to the SHM-UH module pin 1 through edge connector pin 7/11-2-32. The sample command to the SHM-UH module preceeds the start convert command to the A/D converter. This allows the SHM-UH module to have completed the sample-and-hold function prior to the start convert command to the A/D converter. The SHM-UH module has an internal offset trimpot adjustable as explained in the high speed ADC static alignment, Section II.E.2. The analog levels out the SHM-UH module are bipolar, noninverted +1.28 volt peak levels compatible with the ADC-VH8B2 high speed ADC modules. Performance specifications for the SHM-UH are listed in Appendix 2.

e. Analog-to-Digital Converter Module, DATEL ADC-VH8B2

Stable sample-and-hold levels from the SHM-UH module, directly supplies input to a DATEL Systems, Inc. model ADC-VH8B2 200 nanosecond analog-to-digital converter module. A 40 nanosecond start convert pulse is supplied to pin 5 of the ADC-VH8B2 from the ADC Timing board (Section II.C.3.) via edge connector 7/11-2-4.

The end-of-convert (EOC) signal and parallel output data bits D1 through D8 are available 200 nanoseconds after the leading edge of the start convert pulse. The EOC signal is buffered by 7404 inverters in IC-1 and made available for use throughout the DAU as EOC and \overline{EOC} on edge connector pins 7/11-1-34 and 7/11-1-6 respectively. Additionally EOC from pin 12 of IC-1 is supplied as the load command for the 74175 4 bit latch chips of IC-2 and IC-3. Data bits D1 through D4 are latched in IC-2 and data bits D5 through D8 are latched in IC-3 and made available as output as shown in Figure 5. The parallel data output of the ADC-VH8B2 is offset binary which is converted to two's complement at the buffer registers (IC-2 and IC-3) by complementing bit zero, the most significant bit (MSB). Four calibration trimpots are built into the ADC-VH8B2 module and utilized as explained in the high speed ADC static alignment, Section II.E.2. Performance specifications for the ADC-VH8B2 module are listed in Appendix 2.

f. High Speed ADC Protect Features

The ADC-VH8B2 and SHM-UH modules being both expensive and sensitive to abuse, have been protected by design against 1) overvoltage, and 2) power supply failure. To protect the SHM-UH against inadvertent analog input overvoltage a three-to-one voltage divider formed by R14 and R15, limits the maximum input voltage (even with A2 saturated) to less than ±5 volts. The output of the SHM-UH module is limited

to ± 5 volts which is compatible with the overvoltage limits of the ADC-VH8B2 module.

The power supply failure protect feature, was incorporated due to SHM-UH characteristics discovered during the initial operating period. If analog voltage is applied to the Analog In, of the SHM-UH module without power supply voltages, the module will fail. Relay 3 (CLARE PRMA 105AB) inline between A2 and the SHM-UH module, can only provide continuity for the analog signal if all DAU power supplies are on and operational, as determined by the ADC Protect Board (Section II.C.5.).

g. ROCKLAND Filter Output

The High Speed ADC board, in addition to supplying downconverted baseband signal or external baseband signal to the high speed ADC module, also provides baseband signal to Low Speed ADC Board. In order to filter the baseband signals to the appropriate passband to prevent aliasing (see digital spectrum discussion Section IV.B.1.) in the spectrum output, A4 provides buffered baseband signal to a ROCKLAND System 816 (A24) digitally controlled multi-channel filter. The filtered output from the Rockland Unit is connected to the Low Speed ADC Boards for higher precision analog-to-digital conversion.

The Low Speed ADC modules require ±5 volt full scale signals, which requires that a gain of approximately four be derived from A4 (LM318) to bring the +1.28 volt full

scale input to ±5 volts. R12 and R11 form the basic gain setting elements of A4 with R25 allowing some gain tolerance for balancing dual channel operation (see Section II.E.3.). R19 and C20 form a feedback compensation network to compensate for the capacitive load of the coax cable used to connect to the ROCKLAND filter.

h. HP-1220 Oscilloscope Output

Continuous input signal monitoring of the SATCOM Signal Analyzer is available through the built in HEWLETT-PACKARD model 1220 oscilloscope connected via A3 on the High Speed ADC Boards. Amplifier A3 (LM318 operational amplifier IC) is configured similar to A4 with a gain of one determined by R8 and R9. R18 and C19 provide compensation for the capacitive load of the coax cable connecting the HP-1220. Switch S1 enables the input to A3 to be switched between an UNFIL-TERED baseband signal (input to the ROCKLAND filter) or a FILTERED baseband signal (identical to the Low Speed ADC input) brought back onto the board via edge connector pin 7/11-2-8. In this way precise monitoring of the signals supplied to either the high speed ADC modules or the low speed ADC modules can be achieved. Normally the HP-1220 is operated in the X-Y mode.

i. Front Panel Switches

The selection of desired baseband signal is made on the front panel of the DAU. The NORMAL position activates Relay 1 and deactivates Relay 2 (both CLARE PRMA 105AB reed

relays) to connect Spectrum Receiver (A25) input to the A/D converters. Selection of EXTERNAL deactivates Relay 1 and activates Relay 2 to connect any signal from the front panel input jacks to the A/D converters.

j. Digital Output Data

Eight bits of parallel, two's complement data is available via IC-2 and IC-3, 74175 4 bit latches. Data is updated to IC-2 and IC-3 on each end of convert (EOC) from the ADC-VH8B2 module. Because the data remains available in these latched buffers, present data can be loaded into buffer memory while the next work of A/D converted data is being converted.

k. EOC Signal

The active low end-of-convert signal (EOC) produced by the ADC-VH8B2 at the completion of each conversion, is particularly important to timing synchronization throughout the DAU. Both EOC and $\overline{\rm EOC}$ are available as outputs through buffer inverter gates (74%4's) on IC-1.

1. High Speed ADC Timing

Proper timing is particularly critical to the operation of the high speed A/D converters. Figure 6 shows the associated timing configuration.

m. Voltage Requirements

Important to the high performance operation of the DAU, is the cautious use of various power supplies. An important point to note is that separate +15, -15 and +5




Figure 6 - High Speed ADC Timing Diagram

volt power supplies are used for the channel one low and high speed ADC and S/H modules and amplifiers (DAU boards 11 and 13), and for the channel two low and high speed ADC and S/H modules (DAU boards 5 and 7). Power supplies P18 and P20 are dedicated to the channel one boards, while power supplies P19 and P21 are dedicated to the channel two boards. technique assures maximum isolation between channel one and channel two to avoid any cross talk ambiguities. One additional power supply, P17, is common to both the channel one and channel two ADC-VH8B2 module to provide -5 volts. requirement is a low power requirement, not considered to be a cross talk contributor. Power supplies P17, P20 and P21 are physically mounted on the back plane of the DAU. All remaining DAU power supplies are mounted in the rear of equipment racks 16 and 17. The additional power supplies include +15 volts to the LM-318 operational amplifiers, and +5 volts to the TTL logic IC's.

n. Component Layout

Figure 7 shows the major component layout in the High Speed ADC Boards.

2. Low Speed ADC Board

a. Introduction

Data Acquisition Unit boards 13 and 5 provide 12
bit analog-to-digital conversion for channel one and channel
two data respectively. Unlike the more complicated High Speed
ADC boards, the Low Speed ADC boards perform only two functions.




Figure 7. High Speed ADC Component Layout

First, filtered baseband signal from the ROCKLAND System 816 filter is converted to digital data, and second, the converted two's complement data is latched in a buffer register for transfer to buffer memory. The schematic diagram is given in Figure 8.

b. Sample-and-Hold Module, DATEL SHM-5

Analog baseband signal from the ROCKLAND System 816 digitally controlled filter is converted to stable levels between ±5 volts peak-to-peak by the DATEL Systems, Inc. model SHM-5 200 nanosecond sample-and-hold module. A 320 nanosecond sample command signal generated on the ADC Timing board (Section II.C.3.), is supplied to the SHM-5 module pin 1 via edge connector pin 5/13-2-6. To assure a stable signal level for A/D conversion, the sample command preceeds the start convert pulse to the A/D converter. The SHM-5 module uses a 200K ohm external trimpot to provide offset adjustment as explained in Section II.E.3., Low Speed ADC alignment. The analog levels out of the SHM-5 module are bipolar, inverted ±5 volt peak levels compatible with the ADC-EH12B3 A/D converter module. Performance specifications for the SHM-5 are listed in Appendix 2.

c. Analog-to-Digital Conversion Module, DATEL ADC-EH12B3

Stable sample-and-hold levels from the SHM-5 are directly sent to the DATEL Systems, Inc. model ADC-EH12B3

2 microsecond, 12 bit analog-to-digital converter. A 100




Figure 8 - Low Speed ADC Circuit

EDGE CONNECTOR PIN

TEST PIN

nanosecond start convert pulse generated on the ADC Timing board (Section II.C.3.) is supplied to the ADC-EH12B3 module pin 24 via edge connector pin 5/13-2-4. The end-of-convert (EOC) signal and parallel output data bits Dl through Dl2 are available 2 microseconds after the leading edge of the start convert pulse. The ADC-EH12B3 module also provides serial output data available at pin 4. The serial out signal and sample-and-hold out signal are conveniently made available at test points T2 and T1 respectively. The EOC signal is buffered by 7404 inverters in IC-1 and made available for use throughout the DAU as EOC and EOC on edge connector pins 5/13-1-34 and 5/13-1-36. Additionally IC-1 pin 12 is utilized as the load command for the output data buffer-latch register, IC-2, IC-3 and IC-4. The parallel data output of the ADC-EH12B3 is two's complement. This option is made available by utilizing the complement of bit zero, pin 3, the most significant bit (MSB). A 20 ohm calibration trimpot for ADC GAIN and a 200 ohm calibration trimpot for ADC-OFFSET are provided externally to be utilized as per the low speed ADC static alignment, Section II.E.3. Performance specifications for the ADC-EH12B3 module are listed in Appendix 2.

d. ADC Protect Features

The ADC-EH12B3 and SHM-5 modules, being both expensive and sensitive to abuse, have been protected by design against 1) overvoltage, and 2) power supply failure.

The overvoltage limit for the SHM-5 module is +15 volts

which is greater than the saturation voltage of amplifier A4 on the High Speed ADC board, where the low speed ADC baseband signal originates. The overvoltage limit for the ADC-EH12B3 module is ±15 volts which again is greater than the saturation level of the SHM-5 module output. The power supply failure protect feature, was incorporated to protect the SHM-5 module against the application of an analog signal while the SHM-5 power supply voltages are off, a failure-producing condition. A CLARE PRMA lAØ5C reed relay is used between the analog input signal on pin 5/13-2-26 and the SHM-5 analog input, pin 32. The relay can only provide signal continuity if all DAU power supplies are operational, a condition monitored on the ADC Protect Board (Section II.C.5.).

e. Digital Output Data

Twelve bits of parallel, two's complement data is available via IC-2, IC-3 and IC-4, 74175 4 bit latches. Data is updated to these latches on each EOC from the ADC-EH12B3 module. Because data remains available in these latched buffers during conversion time present data can be loaded into buffer memory while the next word of A/D converted data is being converted.

f. EOC Signal

The active low end-of-convert signal ($\overline{\text{EOC}}$) produced by the ADC-EH12B3 at the completion of each conversion, is particularly important to timing synchronization throughout the DAU. EOC and $\overline{\text{EOC}}$ versions are available as

output through buffer inverter gates (7404's) on IC-1. EOC is additionally put through four more inverter gates on IC-1 to provide approximately 28 nanoseconds of delay to assure that the data has been latched and stabilized before using loaded into buffer memory.

g. Low Speed ADC Timing

Figure 9 shows the timing configuration associated with the Low Speed ADC board.

h. Voltage Requirements

For a discussion of voltage requirements for the Low Speed ADC boards see Section II.C.l.m.

i. Component Layout

Figure 10 shows the major component layout for the Low Speed ADC boards.

3. ADC Timing Board

a. Introduction

The ADC Timing circuit, DAU board 9 shown in Figure 11, performs four basic functions. It 1) precisely generates correctly timed high or low speed sample command pulses, 2) precisely generates correctly timed high or low speed start convert pulses, 3) buffers the generated pulses with appropriate bus drivers, and 4) selects whether to generate high speed or low speed timing pulses.

b. Sample Command Pulse

The 32% nanosecond sample command for low speed A/D conversion is generated by IC-8, a 74121 monostable




Figure 9 - Low Speed ACD Timing Diagram




Figure 10. Low Speed ADC Component Layout

multivibrator. Input clock SYNTEST 2 (from the ADC Prestart circuit, Section II.C.4.) inverted by a 74 \emptyset 4 gate on IC-3 triggers IC-8 on the high to low transition on pins 3 and 4, provided it is enabled with a high on pin 5. Output Q, pin 6, a positive pulse is used to trigger the start convert pulse in IC-7. Output \overline{Q} , pin 1, a negative pulse is sent to bus driver gates on IC-2. The 32 \emptyset nanosecond pulse length is determined by the 2 \emptyset ohm resistor, 22 picofarad capacitor combination attached to IC-8. The 4 \emptyset nanosecond high speed sample command pulse is generated on the 74121, IC-1 \emptyset , just as was the low speed pulse with the enable signal on pin 5 controlled separatly from the low speed enable. The Q output is used to trigger the start convert pulse in IC-11 and \overline{Q} is sent to bus driver gates on IC-4 and IC-5.

c. Start Convert Pulse

The 100 nanosecond start convert pulse for low speed A/D conversion is generated in IC-7 while the high speed start convert pulse is identically generated in IC-11. Both pulses are generated on the high-to-low transition of the trailing edge of the respective sample command, applied to pins 3 and 4 of the 74121's. Both 74121's have the enable, pin 5, tied high to allow a pulse to be triggered whenever a sample command has been generated. The low speed start convert negative pulse on $\overline{\mathbb{Q}}$, pin 1 of IC-7, is sent to bus driver gates on IC-1. The high speed start convert negative pulse on $\overline{\mathbb{Q}}$, pin 1 of IC-11 is sent to bus driver gates on IC-1.

d. Bus Driver Outputs

Consideration to simultaneous dual channel A/D conversion is given throughout the DAU design. To assure minimum possible phase error of sample command and start convert pulses for channels one and two, each output pulse is individually buffered by high speed Schottky TTL 74S140 bus driver gates. The dual channel pulses out of the bus drivers are sent to the output edge connector pins through identical length printed circuit runs and then sent to the ADC converter boards through 50 ohm coaxial transmission line.

The output pulses for each signal are configured identically as shown in Figure 11, with the exception of the sample command for the high speed ADC boards. To assure a clean fast rise leading edge on this set of pulses two 74S14Ø gates, IC-4 and IC-5, were used in parallel with external 10Ø ohm pull up resistors.

e. ADC Selection

Depending on control signals ADC2-LO and ADC2-HI, from the ADC Prestart circuit Section II.C.4., either or both high or low speed sample command and start convert pulses can be enabled. Normally (depending on software) only the high or low speed pulses would be generated. When ADC2-LO is asserted high via edge connector pin 9-1-31, it brings the D input, pin 2, of the 7474 gate on IC-9 high and simultaneously removes the active low direct clear from pin 1. Coincident with the first low to high transition of the SYNTEST2 clock, through




Figure 11 - ADC Timing Circuit

inverters on IC-3, the Q output, pin 5, goes high to enable the 74121, IC-8, pin 5. The sample command one shot is triggered on the next clock cycle. The high speed half of the circuit is implemented in the exact same manner controlled by ADC2-HI via edge connector pin 9-1-33 to D flip-flop 7474, pin 12 on IC-9.

f. ADC Timing Circuit Timing Diagram

Figure 12 shows the complete ADC circuit timing sequence. Table I shows A/D conversion and ADC Timing Signal.

g. Voltage Requirements

Plus 5 volt power is supplied to the ADC Timing board, DAU board 9 from the main logic power supply Pl6 located in the bottom rear of equipment rack 16.

h. Component Layout

Figure 13 shows the major component layout for the ADC Timing Circuit board.

4. ADC Prestart Board

a. Introduction

The ADC Prestart circuit, DAU auxiliary board 3, Figure 14, was designed and implemented to circumvent a characteristic limitation of the DATEL sample-and-hold modules. If the SHM-5 module is suppled DC power with no sample command pulses applied, the output level drifts to its saturation level of approximately +14 volts. When the sample command pulses are then applied, a period of time must pass before the output level is correct. This limitation causes the obvious




Figure 12. ADC Timing Circuit Timing Diagram

Table I - ADC Conversion and ADC Timing Signals

SIGNAL NAME	SOURCE	DESTINATION	PURPOSE	REF (page)
Low Speed Sample Comm	ADC Timing Bd	Low Speed ADC Bds	Start Sample	Sec II.C.3.b.
Low Speed Start Conv	ADC Timing Bd	Low Speed ADC Bds	Start Conversion	Sec II.C.3.c.
High Speed Sample Comm ADC	ADC Timing Bd	High Speed ADC Bds	Start Sample	Sec II.C.3.b
High Speed Start Conv	ADC Timing Bd	High Speed ADC Bds	Start Conversion	Sec II.C.3.c
EOC Chn 1 Low	Low Spd ADC, Chn 1	Buffer Memory	Indications	Sec II.C.2.f.
EOC Chn 2 Low	Low Spd ADC, Chn 2	Timing Bd,	end of A/D	Sec II.C.2.f
EOC Chn 1 High	High Spd ADC, Chn 1	Control Board (1 of 2)	conversion	Sec II.C.1.k.
EOC Chn 2 High	High Spd ADC, Chn 2			Sec II.C.1.k.
PWROK	ADC Protect Bd	All 4 ADC Boards	Indicates all power supplies operational	Sec II.C.5.d.




Figure 13. ADC Timing Board Component Layout




Figure 14 - ADC Prestart Circuit Auxiliary Board 3

problem of inaccurate A/D data throughout this correction time period. To correct this problem, the desired ADC circuit is started and operated for approximately 2 milliseconds before valid data acquisition is begun. A 74121 monostable multivibrator is used to establish the 2 millisecond delay and control prestart circuit changes. A 1 MHz frequency standard signal, divided by four, provides a 250 KHz clock rate to operate the selected ADC circuit during the prestart 2 millisecond timeout period. Then the clock rate is smoothly transitioned by a four-to-one multiplexer, to the desired sample rate as determined by the SM-101 frequency synthesizer. Valid data acquisition is then possible for as many blocks of data acquisition as desired using the ON ADC boards. Prestart does not have to be re-initiated for changes in sample rate within the limits of the ON ADC's. When the OFF ADC's are to be used, the prestart sequence must take place to bring the OFF ADC's to an operational state. It is not possible to leave both high and low speed ADC's ON at all times due to the possibility of sample rates outside the range of the low speed ADC's. This circuit generates ADC3-HI, ADC3-LO and SYNTEST 2.

b. ADC3-HI, ADC3-LO Output Signals

The ADC3-HI and ADC3-LO active high output signals are generated by the ADC prestart circuit and sent to the Buffer Memory Timing Circuit (Section II.C.8.) where they enable data storage for the operational A/D converter.

Starting from a condition with neither the high nor low speed A/D converters on, both ADC3 signals low, circuit operation can be traced through Figure 14 as follows: When either ADC2-LO or ADC2-HI inputs on edge connector pins 2-1-16 or 2-1-18 is asserted high by the Control Board (2 of 2), Section II.C.13, it is basically OR'ed through 7432 gates on IC-2 and applied to the 74121, pin 5, on IC-6 triggering a 2 millisecond prestart delay pulse. The requirement for IC-12 and IC-13 is explained in Section II.C.4.d. The output of IC-6 taken from \overline{Q} , applies a 2 millisecond active low gate to a 7420 NAND gate, IC-2Ø. To prevent start up glitches the prestart delay pulse is NAND'ed in IC-20 with the OR'ed ADC2 signal and a delayed version of the OR'ed ADC2 signal. arrangement allows either ADC3 signal to only be high when the corresponding ADC2 signal has been applied and after the prestart delay. IC-9 and IC-14 provide approximately 120 nanoseconds of delay to prevent the 7420 output, pin 8 IC-10, from momentarily going low before the prestart delay brings it back high during its pulse duration.

At the trailing edge of the prestart delay pulse all inputs to the 7420, IC-10 are high allowing the output pin 8 to go low and remain low for as long as the asserted ADC2 signal remains. Inverting this output with the 7404 gate, pin 4 IC-5 provides a high signal to two more 7420 NAND gates on IC-3 and IC-10. When either the ADC-HI or ADC-LO input signals, edge connector pin 2-1-24 and 2-1-26, coming from

Control Board (2 of 2) is asserted high, its corresponding 7420 NAND gate goes low, is inverted and ADC3-HI or ADC3-LO is asserted. Subsequently removing and reasserting the ADC3 signal off or on again can be done without reinitiating the prestart time delay. The SYNTEST 2 output signal must be considered in order to understand the entire function of the prestart delay pulse.

c. SYNTEST 2 Output Signal

The SYNTEST 2 Output provides rectangular clock cycles applied to the ADC Timing Board (Section II.C.3.) for synchronization of the operational A/D converter. SYNTEST 2 will be in one of three states, either off (low), on at a 250 KHz prestart frequency or at the selected ADC sample rate determined by the SM-101 frequency synthesizer. Starting from the off condition (SYNTEST low and ADC2-HI, ADC2-LO low), circuit operation can be traced through Figure 14 as follows: A 1 MHz sine wave, supplied from the frequency distribution amplifiers in equipment rack 18, brought in through edge connector pin 2-1-6, is converted to a TTL square wave by the 2N35Øl transistor, Ql, operating as a saturating switch. Ql's output buffered by a 7404 inverter on IC-5 is divided down to 250 KHz, the toggle action of two J-K flip-flops on IC-11. The output from the second J-K flip-flop, pin 11, IC-11, is disabled and remains low while the clear input, pin 8, is held low by the ADC2-OR signal, pin 11, IC-2, corresponding to the SYNTEST 2 off state. When either ADC2 signal

is asserted (see Section II.C.4.b.) 25% KHz from IC-11, pin 11 is applied to the zero input of a 74153 four-to-one multiplexer, pin 6, IC-1. In the prestart condition specified, both addresses of IC-1 are low causing the output pin 7, which is SYNTEST 2, to operate at the 25% KHz clock rate. Hence, by the application of ADC2-HI or ADC2-LO either the high or low speed ADC boards have been started at 25% KHz, a sample rate useable by either set of A/D converters. Also note that the operational A/D converters will now be sending out end-of-convert (EOC) signals which are used as feedback signals for follow-on stages of operation.

At the same time the ADC2-OR signal enabled the 250 KHz clock, it triggered the prestart delay pulse and removed the clear input from the two D flip-flops on IC-7, pins 1 and 13. At the trailing edge of the prestart delay pulse, inverter output pin 4 of IC-5 goes high and is applied to the first D flip-flop pin 2, IC-7. Two EOC's either high speed or low speed, operating at the 250 KHz prestart frequency, propagates through the 7420 NAND gate IC-3, and 7404 inverter IC-5 to be applied to the clock input pin 3 of the first D flip-flop. On the positive transition of that EOC input the Q output pin 5 goes high, applying a "1" to address Al of the multiplexer IC-L pin 14. This moves the multiplexer's output to the "1" input which is grounded, causing SYNTEST 2 to stay low. Simultaneous with this multiplexer change the high on pin 5 of IC-7 starts propagating through a 60 nano-

second delay created by 6 7404 gates on IC-8. After 60 nanoseconds the D input, pin 12,IC-7, of the second D flip-flop is brought high. Coincident with the positive transition of the SYNTEST clock input, from the SM-101, the Q output pin 9 goes high to change the address A2 of the multiplexer to "1". Now multiplexer input "3" is selected to put the SYNTEST sample rate on the SYNTEST 2 Output. Note that the SYNTEST input to the multiplexer is 180 degrees out of phase with the address A2 change, by the action of inverters 7404 on IC-5. This assures that the first positive edge on the SYNTEST 2 at the SYNTEST frequency occurs cleanly after input "3" has been selected.

d. ADC Prestart Timing

The timing relationships for the ADC Prestart circuit are shown in Figure 15. To protect this circuit from possible inaccurate operation as the ADC2-LO and ADC2-HI inputs were switched, additional logic was included (two additional 7432 OR gates, on IC-2, and two 7404 hex inverter chips, IC-12 and IC-13 for delay) to make up the ADC2 or function. This configuration assures that the B input of the 74121 monostable multivibrator, pin 5 IC-6, will remain high if ADC2-LO and ADC2-HI are switched to opposite states simultaneously. This avoids a possible partial reset of the ADC Prestart circuitry (a condition that could cause improper DAU operation), but requires that software control be used to allow a new prestart sequence when switching to the unused




Figure 15. ADC Prestart Circuit Timing Diagram

TABLE II. ADC PRESTART SIGNALS

Ref (Page)	Sec 11.6.13.h			Sec 11.C.4.b.	Sec 11.C.4.b.	Sec II.C.4.c.	Sec II.C.4.c.	Sec 11.C.4.c.	Sec II.C.4.c
Purpose	Initiate Prestart Sequence	Enable ADC3-HI/LO	Create ASEL/BSEL	Allow Data	√ Acquisition	Generate SYNTEST2	Generate 250 KHz	Prestart Freq	Final Freq
Destination	ADC Prestart Bd,	ADC Prestart Bd,	Inverter Bd	Buff Mem Timing Bd	Buff Mem Timing Bd	ADC Prestart Bd	ADC Prestart Bd, SM101 Bd	ADC Timing Bd	ADC Timing Bd
Source	Control Board (2 of 2)			ADC, Prestart Bd	ADC Prestart Bd	SYNTEST 101	External Distr Ampl	ADC Prestart Bd	ADC Prestart Bd
Signal Name	ADC2-LO ADC2-HI	ADC-LO	ADC-HI	ADC3-L0	ADC3-HI	SYNTEST	1MH7	250 KHz	SYNTEST2

ADC boards. Table X specifies the proper software control.

Table II lists all ADC Prestart associated signals.

e. Voltage Requirements

The ADC Prestart circuit utilized main logic +5 volt power from supply P16 located in equipment rack 16, lower reat.

f. Component Layout

Figure 16 shows the major component layout for the ADC Prestart board.

5. ADC Protect Circuit Board

a. Introduction

During the initial design phase it was discovered that the DATEL analog-to-digital and sample-and-hold modules could be damaged by applying an analog signal while the power supplies were off. This condition, which could arise from a power supply failure or incorrect power down sequence, could not be tolerated for these modules. To protect against the above possibility, and to visually represent the status of all DAU power supplies, the ADC Protect circuit was designed and implemented as auxiliary board 4. The ADC Protect Circuit, Figure 17, consists of ten reed relays and ten lightemitting diodes (LED'S).

b. PRMA 105C Relays

Each separate power supply that provides power to the DAU is brought onto the ADC Protect board and current limited as necessary to pull-in an individual CLARE PRMA 105C





Figure 16. ADC Prestart Board Component Layout



ALL RELAYS PRMAIABSC INTERNAL DIODE PINS 2 AND 6

Figure 17 - ADC Protect Circuit Auxiliary Board 4

reed relay. Each Power supply voltage (through a resistor if needed) is applied across pins 2 and 6 of its respective relay. Due to a protective diode internal to the relay, the more positive terminal of the power supply must be applied to pin 2 of the relay. The switched contacts of all ten relays are connected in series to provide output line, PWROK, a path to ground only if all power supplies are operational.

c. Light-Emitting-Diodes

Each DAU power supply in addition to driving a relay, also powers its own LED indicator lamp located on auxiliary board 4 so as to be visible from the top of the DAU. Current limiting resistors protect the LED's from overcurrent. In the event that any power supply is non-operational quick inspection will indicate the faulty power supply by a light-out condition.

d. PWROK Output Signal

With all DAU power supplies operational, PWROK, edge connector pin 1-1-1 provides a path to ground through the series connection of each relay. PWROK is connected to both High Speed ADC boards (Figure 5) and both Low Speed ADC boards (Figure 8) and to the front panel indicator LED. Each ADC board has an additional PRMA 105C relay to switch the analog signal input to the sample-and-hold modules. In the event that any DAU power supply is non-operational, PWROK will remove the ground path to the ADC board relays, thus removing analog signal to the S/H modules. Additionally, the front

panel LED will be switched off indicating a non-operational DAU.

e. Component Layout

Figure 18 shows the major component layout for the ADC Protect Circuit.

6. Buffer Memory Input Selector Circuit Board

a. Introduction

The DAU contains two Buffer Memory Input Selector Circuit boards, DAU board 20 and DAU board 4, to allow proper routing of channel 1 and channel 2 data respectively, to the Buffer Memory Circuit boards (Section II.C.7.). This circuit, shown in Figure 19, makes possible the parallel loading of both channels of buffer memory with high speed ADC data, low speed ADC data or INTERDATA 7/32 diagnostic software data depending on the address code supplied to the input multiplexor register.

b. Input Multiplexer Register

Compatible with the 12 bit wide word length of the buffer memories, the input selector circuit utilizes six 74153 dual one of four multiplexer chips (IC-4 through IC-9) to provide 12 bits of input data per channel. Multiplexer address lines ASEL and BSEL, brought in through edge connector pins 4/20-1-10 and 4/20-1-12 from the control (1 of 2) circuit board (Section II.C.12.) determines if the input is selected from high speed ADC data, low speed ADC data or from the latched INTERDATA 7/32 Diagnostic input port. The input

data lines from the high speed ADC boards, in order to fill a field of 12 from a field of 8, have the low four significant bits wire wrapped to ground (i.e., the work is left justified). The address lines ASEL and BSEL, for multiplexer selection, are coded as shown in Table III. ASEL and BSEL are generated by inverting ADC-HI and ADC-LO from the Control Board (1 of 2) at the Auxiliary Board 2 shown in Figure 3%. Note that ADC-HI and ADC-LO signals (never selected simultaneously) have been wired as a null condition on the multiplexer register.

c. Diagnostic Input Data Port

To provide for DAU problem correction diagnostics, the input selector circuit was designed with an input port to facilitate the loading of software generated diagnostic data. When binary code three (i.e., 11) is selected, diagnostic data from the INTERDATA 7/32 via the ULI interface can be loaded, one channel at a time, into the buffer memory. Diagnostic data arriving at the DAU via the 16 bit data out (DOT) bus from the ULI, is first latched onto the Buffer Memory Input Selector boards into three 74175 quad latch chips, IC-1 through IC-3. The diagnostic data words (12 bits left justified in a field of 16) must be first latched onto the channel 1 board, and then the corresponding part of a complex data point next latched onto the channel 2 board. Subsequent to the second word being latched, both channels of data are written into buffer memory in parallel. Control for




Figure 18. ADC Protect Circuit Component Layout




Figure 19 - Buffer Memory Input Selector Circuit

TABLE III - BUFFER MEMORY INPUT SELECTOR CODES

Control Boar	d (1 of 2)	Input Se	elector	Input Selected
ADC-LO	ADC-HI	BSEL	ASEL	
1	1	0	0	Null-wired to ground
1	0	0	1	Low Speed ADC data
0	1	1	0	High Speed ADC data
0	0	1	1	INTERDATA Diagnostic data

this sequence is accomplished by the Buffer Memory Timing circuit (Section II.C.8.). Also generated by the Buffer Memory Timing Circuit are the DAGØ Bl and DAGØ B2 signals used to clock respectively the channel 1 and channel 2 input selector diagnostic latches through edge connector pins 2Ø-2-26 and 4-2-26. This entire diagnostic loading operation can be performed manually using the DAU Test Panel as discussed in Section II.F.2.

- d. Buffer Memory Input Circuit Timing Diagram

 The timing sequence associated with this circuit
 is shown in Figure 20. It is shown for dual channel operation to put into perspective the loading of diagnostic data.
 Reference should be made to Buffer Memory Timing Circuit
 (II.C.8.). Table IV shows associated signals.
 - e. Voltage Requirements

All power for boards 4 and 20 is supplied by the plus 5 volt main logic power supply located in the lower rear of equipment rack 16.

f. Buffer Memory Input Selector Component Layout Major component layout for this circuit is shown in Figure 21.

7. Buffer Memory Circuit Board

a. Introduction

DAU board 18 and board 6 each contain 2048 12 bit words of random access memory (RAM) designed as data buffer storage for channel 1 and channel 2 respectively. This buffer




Figure 20. Buffer Memory Input Selector Timing Diagram

BUFFER MEMORY INPUT SELECTOR SIGNALS AND BUFFER MEMORY SIGNALS TABLE IV.

Ref (Page)	Sec II.C.6.b.	Sec II.C.6.b.	Sec II.C.13.c.	Sec II.C.8.c.	Sec II.C.8.d.	Sec II.C.8.d.	Sec II.C.8.b.	Sec II.C.9.b	Sec 11.C.8.b.
Purpose	Select Input	∫ Data Source	Synchronize Data Transfer from 7/32 to DAU	Generate DAGOB1(0) and DAG0B2(0)	Clock in 7/32 data	Clock in 7/32 data	Write Input Data to RAM	Enable RAM Chips	Indicates End of Cycle
Destination	Input Selector Bds	Input Selector Bds	Control Board (1 of 2)	Buff Mem Timing Bd	Input Selector Bd Chnl	Input Selector Bd Chn2	Buff Mem Bds	Buff Mem Bds	Control Board (2 of 2) Buff Mem Output Sel, Control Board (1 of 1)
Source	Inverter Bd	Inverter Bd	INTERDATA 7/32 ULI	Buff Mem Timing Bd	Buff Mem Timing Bd	Buff Mem Timing Bd	Buff Mem Timing Bd	Driver Bd	Buff Mem Timing Bd
Signal Name	ASEL	BSEL	DAGØ	TOGGLE F/F	DAGØB1(Ø)	DAG082(0)	WE	<u>\$2</u> /\$2	SSYNCBØ

NOTE: See Table VI for related signals.

Figure 21. Buffer Memory Input Selector Component Layout

RAM is necessary to facilitate data acquisition at high speed rates above the direct memory access (DMA) data transfer rates possible with either the INTERDATA 7/32 of the AP-12ØB array processor and also to allow all transfers to be DMA with minimum processor overhead time. See Figure 22.

b. FAIRCHILD 93415 RAM

The Buffer Memory Circuit is designed around the FAIRCHILD 93415 10/24 x l bipolar RAM chips, chosen for their fast (35 nanosecond) access time as required for this application. These chips have open collector outputs, 10/6 bit addressing, a chip select (CS) line and a write enable (WE) line. Open collector outputs allow outputs to be tied together on the output data bus provided no two chips tied in common will be addressed simultaneously.

c. Block Partition Design

Arranging 12 93415 chips in parallel provides a 1024 x 12 block of RAM containing 1024 12 bit words (=12288 bits) of storage capacity. Two such blocks of RAM make up each channel of buffer memory. The WE input and address lines zero through nine, driven by 7438 open collector bus driver chips on auxiliary board 1 (Section II.C.9.), are paralled to all 24 of the 93415 chips on each Buffer Memory Circuit board (i.e., 48 chips). External pull up resistors for the address lines are located on the buffer memory boards. There are 12 data input lines and 12 data output lines for each buffer memory channel. Each Buffer Memory Board is




Figure 22 - Buffer Memory Circuit

made up of two 1K work blocks of memory with parallel input and output data between the 1K blocks. For example, data input bit zero is sent to IC-1 and IC-13, while data output bit zero comes from IC-1 and IC-13. In this fashion IC-1 through IC-12 represents bits "Ø" through "11" for addresses Ø through 1Ø23, and IC-13 through IC-24 represents bits "Ø" through "11" for addresses 1Ø24 through 2Ø47.

d. Buffer Memory Addressing Scheme

Eleven bits of address, bits "1" through "11", are generated on the Control Board (2 of 2), Section II.C.13., in the address register. Address input lines "2" through "11" paralleled to 93415 inputs AØ through A9, provide address locations Ø through 1Ø23. Address bit "1" from the Control Board (2 of 2) is separated into a CS and $\overline{\text{CS}}$ signal on auxiliary board 1, to be used for block control in the Buffer Memory Circuit. Hence the state of CS and $\overline{\text{CS}}$, edge connector pins 6/18-2-4 and 6/18-2-2 respectively, determines whether memory block Ø through 1Ø23 through 2Ø47 is being addressed.

e. Input Data Bus

Input data to be stored in the buffer memories is selected as appropriate by the Buffer Memory Input Selector Circuit (Section II.C.6.) and made available on the input data bus. This data must be available during the correct time period to allow it to be written into memory.

f. Write Enable, WE

A 35 nanosecond active low $\overline{\text{WE}}$ signal is generated


on the Buffer Memory Timing Circuit Board (Section II.C.8.) and pulsed each time a set of input data is to be stored in parallel into channel 1 and channel 2 buffer memory. During the time of this active low pulse input data on the input data bus will be stored in RAM at the location pointed to by the address bus lines and CS/\overline{CS} . At all other times \overline{WE} is high and output data is read from the buffer memory location pointed to by the address bus and CS/\overline{CS} . Note that data stored at a particular address location by \overline{WE} can be immediately read out onto the output data bus provided the address lines are not changed immediately after the \overline{WE} pulse. This fact is utilized in future design modifications (Section V).

g. Output Data Bus

Output data is available on the output data bus, to be latched onto the Buffer Memory Output Selector board (Section II.C.ll.) when appropriate, at all times that $\overline{\text{WE}}$ is high. Thus the output data bus is constantly stabilizing to the data stored at the location pointed to by the address lines and CS/\overline{CS} .

h. Buffer Memory Timing Diagram

The timing associated with the buffer memory circuits for both the write and the read mode is shown in Figure 23.



ABOVE FOR MEMORY READ (MODE II)

Figure 23. Buffer Memory Circuit Timing Diagram

i. Voltage Requirements

Because bipolar RAM chips are heavy power consumers, the two buffer memory boards consume the major portion of the main logic power supply located in the lower rear section of equipment rack 16.

j. Component Layout

Figure 24 shows the major component layout for this circuit.

8. Buffer Memory Timing Circuit

a. Introduction

The Buffer Memory Timing Circuit, Figure 25, located on DAU board 16 performs several important functions pertinant to DAU operation. This circuit coordinates interaction ("handshaking") between the A/D (Section II.C.2. and 3.), the INTERDATA 7/32, the Buffer Memory Input Selector Circuit (Section II.C.6.), the Buffer Memory Circuit (Section II.C.7.), the Buffer Memory Output Selector Circuit (Section II.C.11.), the Control Board (1 of 2) (Section II.C.12.) and the Control Board (2 of 2) (Section II.C.13.). To facilitate the understanding of this circuit, three different but distinct modes of DAU operation will be discussed. Listed in Table V is each mode and the appropriate associated signals generated for both internal and/or external use. Mode I operation is used during data acquisition to store A/D converted data into buffer memory. Mode II operation is used to DMA transfer the acquired data from buffer memory to the




Figure 24. Buffer Memory Circuit Component Layout




Figure 25 - Buffer Memory Timing Circuit

O TEST POINT

TABLE V - DAU MODES AND ASSOCIATED SIGNALS

Mode	Signal Generated for Internal use	Signal Generated for Internal and/ or External use
I. Data acquisition and storage in buffer memory		WE SSYNCBØ SSYNCB1(Ø)
II., DMA transfer of stored data to INTERDATA 7/32		SSYNCBØ BUSY 1
III. Diagnostic data loaded to buff memory		SSYNCBØ DAGØ(Ø)Bl DAGØ(Ø)B2 BUSY 1

INTERDATA 7/32. Mode III operation is used to load diagnostic data into the buffer memory.

b. Mode 1 Operation

Generation of WE. Write enable (WE) is a 35 nanosecond, active low pulse generated precisely at the correct time to "write" both channels of A/D converted data into the buffer memories in parallel. Referring to Figure 25, four 7474 D flip-flops, IC-5 and IC-6, are used to bring into coincidence the active A/D converter end-of-convert (EOC) signals, be they the low speed channel 1 and channel 2 EOC signals or the high speed channel 1 and channel 2 EOC signals or the high speed channel 1 and channel 2 EOC signals. technique, used to compensate for inherent differences between conversion times for the ADC boards, waits until the slower of the two EOC signals clocks Q high in that flip-flop at which time the output of the assoicated NAND gate, pin 8 or pin ll on IC-10, goes low. The AND gate characteristics operate on active low signals as an OR function. Utilizing this idea the active low signal from either of the coincidence producing NAND gates, is OR'ed through the $74\emptyset8$ AND gate on IC-9 to produce the end-of-convert master (EOCM) signal at pin 6. The active low EOCM is then OR'ed through a second 7408 gate on IC-9 to bring pin 8 low. That highto-low transition applied to pin 3 of the WRITE TIMER, a 74121 monostable multivibrator, IC-12 triggers a 35 nanosecond positive pulse at the Q output, pin 6. In mode I the

7/32 RD input on edge connector pin 16-1-35 is low, which is inverted by the 7400 NAND gate on IC-3 to apply a high level to pin 4 of IC-3, a second 7400 gate. The WRITE TIMER output pulse is applied to pin 5 of that same 7400 gate to generate the WE active low pulse out on pin 6, which leaves the board via edge connector pin 16-1-33.

Note that EOCM can be disabled at the D flip-flops if the ADC3-LO or ADC3-HI signal (edge connector pins 16-2-23 and 16-2-17), generated by the ADC Prestart Circuit (Section II.C.4.) is low. It is this method that allows the ADC Prestart Circuit to operate the A/D converters for 2 milliseconds at 250 KHz for the prestart period, without writing that invalid data into the buffer memories.

(SSYNCBØ), probably the most important pulse in the DAU, is generated at the completion of each cycle for the three modes. This pulse is used to clear various asynchronous logic gates in the DAU and eventually generate the interface logic to "handshake" with the INTERDATA 7/32. In Mode I SSYNCBØ is the only important pulse internal to the DAU operation.

In mode I the 7474 D flip-flop on IC-2 (SSYNC F/F) is direct cleared by EOCM via the 7408 gate IC-9 and the 7404 inverter pins 1 and 2 of IC-7. When EOCM goes low at the coincidence of the EOC's for the operational A/D converters, the inverter brings the direct clear (DC) pin 1 of IC-2 high to enable the SSYNC F/F. When the WRITE TIMER

IC-12 pulses its \overline{Q} output pin 1, tied to the clock input of SSYNC F/F pin 3, latches SSYNCBØ on the trailing edge to bring the \overline{Q} output, pin 6, low. The SSYNCBØ is output to edge connector 16-1-23 and sent to the auxiliary board 2 (Section II.C.10.) where it propagates through six 7404 inverters to provide 60 nanoseconds of delay, and the brought back as SSYNCB1(Ø) on edge connector 16-1-19. SSYNCB1(Ø) is OR'ed through the 7408 gate to pin 11 of IC-1 which is tied back around the board as feedback to direct clear the EOC flip-flops, IC-5 and IC-6, plus the DA F/F and the DR F/F, and eventually trigger the DELAY TIMER, IC-11. The DA F/F, DR F/F and DELAY TIMER are discussed in conjunction with modes II and III. When the SSYNCBl(Ø) low level direct clears the EOC flip-flops, they return their outputs to low which propagates through to bring EOCM high. EOCM high, inverted through the 7404 gate IC-7 then direct clears the SSYNC F/F which brings SSYNCBØ high. Thus the SSYNCBØ active low level is terminated by "itself" through the feedback loop to create approximately a 120 nanosecond pulse. At the trailing edge of the SSYNCBØ pulse, the EOC flip-flops have been reset to await the arrival of the next cycle of EOC signals and continue the writing of data to buffer memory.

c. Mode II Operation

(1) Generation of SSYNCBØ. Generation of SSYNCBØ for Mode II operation is similar to that described in Section II.C.8.b.(2) for Mode I operation, utilizing the WRITE TIMER

and the SSYNC F/F with feedback for pulse termination. However, in Mode II EOCM is not active and hence remains high, while the data request flip-flop (DA F/F), when clocked by input signal DRGØ(Ø)B2 from edge connector pin 16-2-3, provides an active low level to propagate through two 74Ø8 gates on IC-9, trigger the WRITE TIMER and then the SSYNC F/F. The DR F/F is direct cleared by SSYNCBØ(1) which indirectly terminates SSYNCBØ and leaves the DR F/F reset for the next DRGO(Ø)B1. Note the SSYNCBØ pulse in Mode II occurs as the termination of a complete "read" cycle, but a complete cycle in this sense means two read operations, one for the channel 1 data and another for the channel 2 data. This concept is further discussed in the following section.

(2) Generation of DRGO(Ø) B1 and DRGØ(Ø)B2. In order to adequately discuss the complete operation of Mode II then DRGØ(Ø)B1 and DRGØ(Ø)B2 signals generated on auxiliary board 1 (Section II.C.9.) must be understood. The DRGØ(Ø)B1 and DRGØ(Ø)B2 signals are simply the creation of two pulses from one, accomplished by four NAND gated on IC-1 of auxiliary board 1, Figure 28. The data available, gated (DRGØ) signal entering on edge connector pin 12-1-6, is an interface active low pulse, generated by the INTERDATA 7/32 ULI board, in conjunction with a DMA operation. Data words "read" out of the DAU to the ULI must be done in 16 bit words or less, which requires that two words must be read from the DAU for each complex data point stored (i.e. each pair of

data words in channel 1 and channel 2). Because the DAU address bus during any mode, can only be controlled by the address register on the Control Board (2 of 2), Section II.C. 13., Mode II operation is facilitated by the generation of DRG \mathcal{G} (\emptyset) B1 and DRG \mathcal{G} (\emptyset) B2.

The TOGGLE F/F input on edge connector pin 12-1-8 of the auxiliary board 1, generated on the Buffer Memory Timing board, determines whether an incoming DRG@(@) pulse on pin 12-1-6 will generate a DRGØ(Ø)Bl pulse or a DRG \emptyset (\emptyset)B2 pulse. When TOGGLE F/F is low, pin 12 of the 74 \emptyset 0 NAND gate, IC-1, is low assuring that DRGØ(Ø)B2 stays high. Pin 10 of the 7400 NAND gate, IC-1, will be high after TOGGLE F/F was inverted through pin 5 to pin 6 of IC-1. When an active low $DRG\emptyset(\emptyset)$ pulse arrives it is first inverted by pin 1 to pin 3 of IC-1, which applies a high to pin 9 and pin 12 of IC-1, which generates DRGØ(Ø)Bl and does nothing to DRGØ(Ø)B2. When the TOGGLE F/F input is high the opposite condition exists to create the DRG \emptyset (\emptyset) B2 pulse for the $DRGØ(\emptyset)$ input. Keeping in mind how the $DRGØ(\emptyset)Bl$ and $DRGØ(\emptyset)$ B2 pulses are generated, a complete read out cycle of Mode II operation can be discussed.

Mode II operation is started when input DAGØ(5)B on edge connector 16-1-11 of the Buffer Memory Timing board pulses low. DAGØ(5)B direct clears both the TOGGLE F/F a 7476 J-K flip-flop, IC-14, and the BUSY F/F, a 7474 D flip-flop, IC-13, plus DAGØ(5)B being OR'ed through

a 74 \emptyset 8 gate pin 13 of IC-1, direct clears everything in the SSYNCBl(\emptyset) feedback loop and fires the DELAY TIMER, IC-11, which clocks TOGGLE F/F into the low state at $\overline{\mathbb{Q}}$, pin 14 (TOGGLE F/F is a J-K flip-flop set to toggle). The TOGGLE F/F set low is sent via the SEL output pin 16-2-5 to auxiliary board 1 which causes the first DRG \emptyset (\emptyset) pulse coming from the INTERDATA 7/32 ULI board to generate a DRG \emptyset (\emptyset)Bl pulse. The SEL output also supplies the Buffer Memory Output Selector board (Section II.C.11.) to select either channel 1 data (SEL low) or channel 2 data (SEL high) for output to the data input bus (DIN lines).

When the DAU is ready to provide data to the INTERDATA 7.32, the Control Board (1 of 2) puts output line SATNO, low. When the INTERDATA 7/32 is ready to accept a word of DMA data it sends a DRGO pulse to the DAU which is passed as DRGO (Ø) to auxiliary board 1 to generate DRGØ(Ø)B1 and also to the Buffer Memory Timing board, pin 16-1-15. DRGØ(Ø) is OR'ed through 74Ø8 gate pin 1, IC-1 where it direct sets the BUSY F/F, pin 4, IC-13, and holds BUSY 1 low via 74Ø8 gate pin 4, IC-1. At the trailing edge of DRGØ(Ø), both pins 4 and 5 of the 74Ø8 gate, IC-1, are high which asserts active low BUSY Ø and returns SATNO high on the Control Board (1 of 2). SATNO high indicates that the end of the first read has occurred. Simultaneous to the action at DRGØ(Ø), DRGØ(Ø)B1 was OR'ed through 74Ø8 gate, pin 1, IC-8. On its leading edge, DRGØ(Ø)B1 clocks pin 1 of the TOGGLE F/F

to change its state for the second read of the cycle, and it also clocks the BUSY F/F low, on its trailing edge, removing BUSY 1 and reasserting SATNO low, thus calling for the INTER-DATA 7/32 to take the next data word. In this manner the DELAY TIMER provides clocking for DMA transfers via the Extended Selector Channel (ESELCH) in the INTERDATA 7/32 /Ref. 9 7. If the DMA transfer were to be driven at the buffer memory rate capability, any other DMA in progress on the other ESELCH and all CPU activity would be locked out due to every INTERDATA 7/32 memory cycle being allocated to the DAU.

The second hald of the read cycle, when initiated by the INTERDATA with another DRGØ pulse, sets up
BUSY 1 just as before, but now sends in DRGØ(Ø)B2, pin
16-2-3, which latches the DR F/F low, IC-4, and OR's through
to trigger the WRITE TIMER and SSYNCBØ as discussed in Section
II.C.8.c.(1). This action does not initiate WE due to the
state of 7/32 RD, but it does clear all flip-flops via
SSYNCB(Ø)1 and OR'ed through 74Ø8 gate, pin 5, IC-9, triggers
the DELAY TIMER to operate as described above. Also SSYNCB(Ø)2
clocks the address and WC registers on Control Board (2 of 2)
to the next value for a new cycle. Note that the first pair
of words read by the INTERDATA in Mode II operation are
ignored for reasons discussed in Section II.C.11.

- d. Mode III Operation
 - (1) Generation of SSYNCBØ. In Mode III operation,

SSYNCBØ is generated exactly as discussed in Mode II operation except that the DA F/F IC-4 is latching the low level that initiates the chain of events (see Section II.C.8.c.(1).). During this mode diagnostic input data is being latched into the Buffer Memory Input Selector boards channels 1 and 2, to be written to buffer memory in parallel during the WE pulse.

- Generation of $DAG\emptyset(\emptyset)B1$ and $DAG\emptyset(\emptyset)B2$. Just as the data out port to the INTERDATA 7/32 is only 16 bits, the data in port (DOT lines) in only 16 lines, which necessitates the loading of two diagnostic words to represent one complex data point. For this reason, there exists a great deal of similarity between the diagnostic load cycle of Mode III and the read cycle of Mode II. For the Mode III case the INTERDATA 7/32 responds to SATNO with data available, gated (DAGØ). The DAGØ pulse is routed through the Control Board (2 of 2) to be passed on as $DAG\emptyset(\emptyset)$. Again $DAG\emptyset(\emptyset)$ is split into $DAG\emptyset(\emptyset)Bl$ and $DAG\emptyset(\emptyset)B2$ pulses that function identically on the Buffer Memory Timing board to the $DRG\emptyset(\emptyset)B1$ and $DRG\emptyset(\emptyset)B2$ (see Generation of $DRG\emptyset(\emptyset)B1$ and $DRG\emptyset(\emptyset)B2$). Additionally, DAG $\emptyset(\emptyset)$ Bl and DAG $\emptyset(\emptyset)$ B2 are sent to the Buffer Memory Input Selector boards to latch diagnostic data at the appropriate time. In this mode the 7/32 RD input enables WE to allow the buffer memories to be written into. serves the same purpose in Mode III as in Mode II.
 - e. Buffer Memory Timing Circuit Timing Diagram

 The timing diagram for this circuit is shown in

Figure 26. It is helpful in facilitating understanding of the complex nature of this circuit, particularly when dealing with Modes II and III. Table VI shows signals associated with Buffer Memory Timing Signals.

f. Voltage Requirements

Power supply P16 provides main logic plus 5 volts to this circuit board.

g. Buffer Memory Timing Circuit Component Layout
Figure 27 shows the major component layout for
this circuit.

9. Drivers, Auxiliary Board 1


a. Introduction

The four auxiliary boards implemented in the DAU are, as the name implies, boards added to the DAU to correct prototype design discrepancies and add additional desirable circuits to the DAU. Auxiliary boards 1 and 2, correct design discrepancies, while auxiliary boards 3 and 4 implement desirable circuits to the DAU.

The Drivers Board (auxiliary board 1), shown in Figure 28, performs two basic functions. First it provides bus driver gates for the $\overline{\text{WE}}$, CS, and address lines sent to the Buffer Memory Boards (Section II.C.7.). Secondly, DRGØ (Ø)Bl and DRGØ(Ø)B2 are generated from DRGØ(Ø) to be used in the Buffer Memory Timing Circuit (Section II.C.8.).

b. Bus Drivers

IC-2 through IC-5 are 7438 open collector, NAND,



ABOVE SHOWN FOR MODE I OPERATION

Figure 26. Buffer Memory Timing Circuit Timing Diagram (Mode I)





Figure 26. Buffer Memory Timing Circuit Timing Diagram (Mode II, for Mode III see Figure 20).

TABLE VI, BUFFER MIMORY TIMING SIGNALS

Signal Name	Source	Destination	Purpose	Ref (Page)
EQC's	A/D Converters	Buff Mem Timing Bd	Initiate WE	Sec II.C.1/2
ADC3-HI/L0	ADC Prestart Bd	Buff Mem Timing Bd	Enable EOCM	Sec II.C.4.b.
ЕОСМ	Buff Mem Timing Bd	Buff Mem Timing Bd	Coincidence of EOC's Sec 11.C.8.b.	Sec 11.C.8.b.
WE	Buff Mem Timing Bd	Buff Mem Bds	Write to RAM	Sec II.C.8.b.
SSYNCBØ	Buff Mem Timing Bd	Control, Output Sel	End of Cycle	Sec II.C.8.b.
SSYNCB1(0)	Inverter Bd	Buff Mem Timing Bd	Delayed SSYNCBØ	Sec II.C.10.b.
DRGØ	INTERDATA 7/32 ULI	Buff Mem Timing Bd	Read DAU Data	Sec II.C.8.c.
DRGØB1(Ø)	Driver Bd	Buff Mem Timing Bd		Sec II.C.8.c.
DRGØB2(Ø)	Driver Bd	Buff Mem Timing Bd	Output both Channels of Data	Sec II.C.8.c.
SEL (T0661.E. F./	SEL(TOGGLE E/F) Buff Mem Timing Bd	Buff Mem Output Sel		Sec. 11.0.8
DAGØB1(Ø)	Buff Mem Timing Bd	Clock Chnl Input Data	load Diagnostic	Sec II.C.B.d.
0AGØB2(Ø)	Buff Mem Timing Bd	Clock Chn2 Input Data	∫ Data to DAU	Sec II.C.8.d.
NOTE: See Ta	NOTE: See Table IV for related signals.	1s.		



Buffer Memory Timing Circuit Component Layout Figure 27.




Figure 28 - Driver Circuit Auxiliary Board 1

bus, drivers, used to buffer the address inputs, the CS and $\overline{\text{CS}}$ inputs, and the $\overline{\text{WE}}$ input to the 48 93415 RAM chips on the buffer memory boards. The required pull up resistors are implemented on the buffer memory boards. Note that the inversion incurred by the NAND drivers causes no problems in the present design. Because the memory boards are always addressed by the address register on the Control Board (2 of 2), Section II.C.13., and thus driven by auxiliary board 1, no address confusion can exist. However, if the address bus to the memory boards had two sources, as in the future design (Section V.B.2.), then care must be taken to assure "WRITE" and "READ" from the same memory location.

To assure that the 35 nanosecond write enable, \overline{WE} , pulse is clean, it is driven by two 7438 gates on IC-5. Also, because this signal must be active low, it is first inverted through 7438 gate, pin 4 IC-5, and then split through 7438 gate, pin 12 and 7438 gate, pin 9, on IC-5. This provides one \overline{WE} output for each channel of buffer memory with pull up resistors located on the memory boards.

c. Generation of $DRG\emptyset(\emptyset)Bl$ and $DRG\emptyset(\emptyset)B2$

The generation of $DRGØ(\emptyset)B1$ and $DRGØ(\emptyset)B2$ in the four NAND gates of IC-1 is as described in Section II.C.8.2.

(2).

d. Voltage Requirements

Although the auxiliary boards are implemented on VERO universal circuit boards, they have been designed to

match the standard power supply pinouts used in the spare connector slots. The power for auxiliary board 1 is supplied from plus 5 volt power supply P16 located in the lower rear of equipment rack 16.

e. Driver Component Layout

The driver component layout is shown in Figure 29.

10. <u>Inverters</u>, Auxiliary Board 2

a. Introduction

Auxiliary board 2, Figure 30, provides additional 7404 inverter gates used to invert signal polarities or create delay.

b. Generation of SSYNCBl(Ø) and SSYNCB2(Ø)

used to generate delayed versions of the SSYNCBØ signal originally generated on the Buffer Memory Timing board (Section II.C.8.). By delaying SSYNCB(Ø) through the six inverters on IC-1, or approximately 6Ø nanoseconds, SSYNCBl(Ø) is generated and sent to both the Buffer Memory Output Selector Circuit (Section II.C.11.) to latch the buffer memory output data, and also returned to the Buffer Memory Timing Circuit to complete the SSYNCBØ feedback loop.

Either six or two, depending on strapping option, additional 74 \emptyset 4 inverters are added to SSYNCB1(\emptyset), through IC-2 and OC-3, to generate SSYNCB2(\emptyset). SSYNCB2(\emptyset) is presently wired with two additional inverters. The option for six inverters may be used in the future modified DAU. SSYNCB2(\emptyset)




Figure 29. Driver Board Component Layout

CONNECTOR 1

BOTTOM

FRONT




Figure 30 - Inverters Auxiliary Board 2

is used on both Control Boards ((1 of 2) and (2 of 2)) for status checking and clocking of the address and word count registers. Note that $SSYNCBl(\emptyset)$ and $SSYNCB2(\emptyset)$ have not been changed in polarity from the original $SSYNCB\emptyset$.

c. Generation of ASEL and BSEL

By inverting the ADC-HI and ADC-LO inputs of edge connector pins 12-2-32 and 12-2-30 respectively, ASEL and BSEL are generated and used in teh Buffer Memory Input Selector Circuit as discussed in Section II.C.6.b.

d. Voltage Requirements

The auxiliary board 2 is supplied plus 5 volts from the main logic power supply, Pl6, located in the lower rear of equipment rack 16.


e. Inverter Component Layout

The auxiliary board 2 component layout is shown in Figure 31.

11. Buffer Memory Output Selector Circuit

a. Introduction

The Buffer Memory Output Selector Circuit, DAU board 14 is shown in Figure 32. This circuit provides a means of outputting both channel 1 and channel 2 data to a single 16 bit output port, for either the INTERDATA 7/32 or the AP-120B Array Processor. Onboard bus drivers are provided for both receiving devices.






Figure 31. Inverter Board Component Layout




Figure 32 - Buffer Memory Output Selector Circuit

b. Latched Output Data

Output data for buffer memory data from channel 1 and channel 2 is parallel latched on the output selector board into six 74175 four bit latches, IC-1 through IC-6, on the trailing edge of SSYNCBl(Ø) pulse (from auxiliary board 2, Section II.C.12.). This data then remains latched through the entire cycle between SYNCBl(Ø) pulses, which allows adequate time to "read" the data out to the receiving device.

c. Output Multiplexer

Three 74157 quad 1 of 2 multiplexers, IC-7 thru IC-9 are used to select data (one channel at a time) to the output port. The SEL input, pin 14-1-17, generated on the Buffer Memory Timing board (Section II.C.8.) correctly toggles both channels of data out to the port during the "read" (mode II) cycle.

d. Output Bus Drivers

Parallel 12 bit bus drivers for the INTERDATA 7/32 data in bus (DIN lines), and the AP-12ØB bi-directional data bus are included on this board. Both sets of bus drivers are tied in parallel to the output multiplexer chips. Although the DAU can presently output only to the INTERDATA 7/32 DIN lines, IC-1Ø, IC-12 and IC-14, 7438 open collector NAND bus driver gates will provide drive for data onto the AP-12ØB's IOP-16 I/O data bus (future application). The bus drivers for the AP-12ØB are compatible with Digital Equipment Corporation Unibus data bus requirements as used by FLOATING POINT

SYSTEMS in the IOP-16. In both cases data is left justified to put 8 or 12 data bits into a field of 16 bits with bit " \emptyset " as most significant bit (MSB).

e. Output Selector Timing

Figure 33 shows the timing relationships for this

f. Voltage Requirements

circuit.

The power to this circuit is supplied by plus 5 volt main logic power supply Pl6, located in the lower rear of equipment rack 16.

g. Output Selector Component Layout

The major component layout for this circuit is shown in Figure 34.

12. Control Board (1 of 2), DAU Interface

a. Introduction

are two parts of one major DAU circuit designed to interface the DAU to its controlling processor, which is presently the INTERDATA 7/32. Together, Control Boards (1 of 2) and (2 of 2) receive, via the ULI board, output data (DOT lines), control out signals (COT lines) and active low interfacing pulses, data available, gated (DAGØ), and data request, gated (DRGØ). Through this interface with the INTERDATA 7/32, the DAU is precisely controlled to operate as documented, and send back DAU status to the status input lines (SIN lines) of the INTERDATA. The Control board (1 of 2) performs two





Figure 33. Buffer Memory Output Selector Timing Diagram



Buffer Memory Output Selector Component Layout Figure 34.

basic functions. First it receives the COT line signals and the DAGØ pulses, and second it provides for the SIN lines, the DAU status. See Figure 35.

b. DAGØ Routing

COT lines Ø4Ø through Ø7Ø are recieved with inverter receivers, 74Ø4 gates on IC-1, and sent to the four address input, pins 2Ø through 23, of the 74154 1 of 16 multiplexer, IC-2. Using the DAGØ pulse on pin 18, data in, of IC-2, the software controlled states of COT Ø4Ø through COT Ø7Ø provides DAGØ(Ø) through DAGØ(5). This technique allows the DAGØ pulse to be distributed throughout the DAU to trigger various events under INTERDATA 7/32 control.

c. Status Register

The status register supplies four bits (SIN Ø4Ø, SIN Ø5Ø, SIN Ø6Ø and SIN Ø7Ø) of status information to the INTERDATA 7/32. These bits are individually generated on Control Board (1 of 2) and only have meaning as used by the software programs that operate the DAU. The term status register indicates more than one status bit.

(1) BUSY \emptyset , SIN $\emptyset 4 \emptyset$. The BUSY \emptyset status bit, fed-back to the INTERDATA on the SIN $\emptyset 4 \emptyset$ line, is used to inform the INTERDATA that the DAU is in either of two conditions, defined as a busy state.

The first condition is during the acquisition mode (mode I) when either the high or low speed A/D converters are on. In this condition either the ADC-HI or ADC-LO inputs,




Figure 35 - Control Board (1 of 2) Circuit

edge connector pins 8-2-29 or 8-2-27 respectively, will be asserted high. That high will be OR'ed through 7432 gate, pins 4 or 5, IC-6, and OR'ed a second time through 7432 gate, pin 9, IC-11, and finally inverted to active low through 7420 gate, pin 8 of IC-9, where it is fed off the board on edge connector pin 8-1-29. The BUSY Ø status also light LED on board indicator, L2, through 7408 gate, pin 11, IC-8, used as a buffer. Test point T2 allows access to the BUSY Ø status line.

The second BUSY Ø condition is set by the OR of the DELAY 1 input, pin 8-2-17, through 7432 gate, pin 1Ø, IC-11, and on through as described for the first condition. DELAY 1 is asserted by BUSY 1 from the Buffer Memory Timing Circuit as described in Section II.C.8.c. This condition exists during the transfer of data to or from the INTERDATA (mode II or mode III) during the buffer memory access time and the additional built in delay.

(2) OVØ, SIN Ø5Ø. This status bit is implemented to detect an end-of-convert (EOC), from either of the operational ADC channels, prior to the completion of memory access for the previous EOC cycle. This situation could occur either as a result of operating the DAU at too fast a sample rate for the chosen ADC, or due to a timing fault as a result of component failure.

OVØ (OVER RUN) is generated by four 7474 D flip-flops, IC-4 and IC-5 used as timing comparators during

the acquisition mode (mode I) only. To initialize the D flip-flops and assure the correct starting posture, DAGØ(5), pin 6, IC-2, via two 7404 inverter gates on IC-3, direct clears all four flip-flops which asserts their $\overline{\mathbb{Q}}$ outputs high. All four Q outputs NAND together in 7420 gate IC-9, which goes low on pin 6, only when all four inputs are high. The NAND output is inverted by 7404 gate, pin 9, IC-3, to supply test point T3 and the OVØ SIN Ø5Ø output, pin 8-2-19. Two additional inverters on IC-3, buffer OVØ to indicator LED, L3. SSYNCB2(Ø), generated on auxiliary board 2, is input to the Control Board (1 of 2), pin 8-1-35, routed via 7404 inverter gate, pin 5, IC-3, and applied as an active high signal to the D input of all four D flip-flops. Additionally each flip-flop is clocked by one of the A/D converter active low EOC signals. If any one of the four flip-flops receive the trailing edge of an EOC signal while the SSYNCB2(Ø) input is asserted high, a low will be latched to the $\overline{\mathbb{Q}}$ output and hence cause the NAND output to go high, asserting that an OVER RUN has occured.

serted when the work count (WC) register goes to zero (Section II.C.13.g.) with a transfer request pending. This condition would indicate that the DAU had transferred out of or into storage (mode II or mode III) all of the data words defined by a particular block transfer. If the INTERDATA continued to try and transfer data from or to DAU buffer memory

it would either be taking bad data (mode II or possibly overwriting memory locations during the diagnostic mode (mode III).

EOM is generated by combinational logic using the 7/32 WR, pin 8-2-23, the 7/32 RD, pin 8-2-25, and the WC M/M, pin 8-2-21, inputs. 7/32 WR and 7/32 RD are OR'ed in 7432 gate, pins 1 and 2, IC-6, then inverted through 7404 gate, pin 1, IC-7, and applied to pin 12 of 7432 OR gate, IC-6. WC M/M is applied to that same 7432 gate pin 13, with the output pin 11 providing the EOM status bit pin 8-2-19. During transfer activity (mode II and mode III) pin 12 of IC-6 will be low. If the WC register reaches zero, WC M/M will go low to apply active low EOM. EOM is also applied to indicator LED, L4, via buffer inverters on IC-1. Test point, T4, provides EOM access.

(4) WC-LO, SIN Ø7Ø. Word count low (WC-LO) is the WC M/M input buffered by inverters on IC-7 to provide full time status of the word count register regardless of mode of operation. This status bit has not been physically wire wrapped to the SIN Ø7Ø line; however, the edge connector pin 8-2-29 has been provided for future application.

d. Generation of SATNO

The SATNO output (send attention), active low signal, is an interrupt bit sent to the INTERDATA 7/32, ULI Board to request that the INTERDATA respond to the DAU pending word transfer to or from the DAU. An interrupt status is sent

to the INTERDATA whenever SATNO is low.

SATNO is generated as the active low OR of BUSY g and OVg through 74g8 gate, pin 1 and 2 of IC-8. Normally SATNO is sent whenever BUSY g is not sent. In addition SATNO is sent on an OVg condition to cause an immediate interrupt to the INTERDATA rather than wait for polling of the status register. LED, L1, provides on board indication and test point, T1, provides easy access to SATNO.

e. Generation of E ADD and E WC

The address and word count registers on Control Board (2 of 2) are enabled by \overline{E} ADD and \overline{E} WC generated on Control Board (1 of 2) pins 8-2-13 and 8-2-15 respectively. Using the OR'ed combination, IC-6 and IC-11, of the 7/32 RD, ADC-HI and ADC-LO, \overline{E} ADD and \overline{E} WC are asserted active low during all modes of the DAU. The purpose of these two signals is to prevent the WC and ADD registers from incrementing during DAU set up.

f. Voltage Requirements

This circuit is supplied power from the plus 5 volt main logic power supply, Pl6, located in the lower rear of equipment rack 16.


g. Control Board (1 of 2) Component Layout

Figure 36 shows the component layout for this

circuit.

13. Control Board (2 of 2), DAU Interface

a. Introduction



Control Board (2 of 2), Figure 37, implements the second of two boards that interface the DAU with the INTERDATA 7/32. This board, DAU board 10, contains the INTERDATA data out line (DOT lines) inverter receivers, and five registers, controlled by the INTERDATA 7/32, that specify DAU activity.

b. Data Input


Control Board (2 of 2) provides sixteen 74\$\mathcal{g}4\$ inverter gates, IC-l through IC-3, to receive data input from the INTERDATA 7/32, via the ULI board. The inverter receivers in addition to buffering the data lines, convert the input to positive logic.

c. DAGØ Pulse

The data in lines (DOT) are parallel wired to all five registers on Control Board (2 of 2). To organize which register is loaded by the available data, each register is individually given a load command by $DAG\emptyset(1)$ through $DAG\emptyset(5)$, generated by Control Board (1 of 2), Section II.C.12. These $DAG\emptyset(X)$ active low commands are routed versions of the data available, gated (DAGØ) command asserted by the ULI for each data transfer to the DAU.

d. Range Register

The RANGE register consists of one 74175 quad latch, IC-4. When clocked by DAGØ(1), it latches available data from DOT 121 through DOT 151. This latched data provides a BCD value that determines the range of frequencies the SM-1Ø1 frequency synthesizer can operate in. To operate



the DAU at a sample rate other than that allowed by a given range setting, the RANGE register must be reloaded by INTER-DATA 7/32 program control.

e. Frequency Register

Four 74175 quad latches, IC-5, IC-10, IC-15 and IC-19, make up the FREQUENCY register. When clocked by DAG0(2) the FREQUENCY register latches data from all 16 DOT lines to provide four BCD digits of data to the SM-101 for frequency setting. The frequency and range settings for the SM-101 are contained in Appendix 3. The sample rate of the DAU will be as specified by the FREQUENCY register until specifically changed by program control from the INTERDATA 7/32.

f. Word Count Register

The WORD COUNT register (WC), allows the DAU to maintain a pre-set word count capability, used during the acquisition mode (mode I) to stop A/D conversion at the completion of the pre-set block size. Three 74191 up/down 4 bit counters, IC-7, IC-12 and IC-17, make up the WC register. DAGØ(3) loads the data available on DOT Ø41 through DOT 151, which determines the maximum value of the acquisition block. When E WC is low the WC register counts down one value for each SSYNCB2(Ø) received (Section II.C.8.). SSYNCB2(Ø) clocking is only applied to pin 14 of IC-7 (LSB) and then progressed up the register by the ripple count (RC) output pin on each chip. When the WC register has been counted down to zero (all bits zero) each chip's M/M output, pin 12, goes high.

All three M/M high levels plus a test switch, IC-18, outputs M/M WC, pin 10-2-18, to Control Board (1 of 2). M/M WC is also applied back to the CONTROL register to direct clear the ADC-HI and ADC-LO flip-flops thus terminating acquisition for a particular block of data. Note, during special conditions, such as trouble-shooting, the DAU can be caused to run indefinitely in an acquisition mode by switching S1 to the TEST position and thereby denying that M/M WC ever be asserted low. The WC register must be reset by program control for each block of acquisition (mode I, II and III).

g. Address Register

The ADDRESS register (ADD), implemented just as was the WC register, is pre-set by data lines DOT Ø41 through DOT 151 when loaded by DAGØ(4). The ADD register is set to count up and thus provides to the buffer memories incremented addresses starting from the pre-set address. Just as the WC register, the ADD register clocks up one value for each SSYNCB2(Ø) received when E ADD is low. The ADD register must be reset by program control for each block of acquisition (mode I, II, and III). Note, 12 bits of ADD and WC allows a complete count of 4Ø95; however, bit zero (MSB) is not used, limiting the largest count in the ADD and WC registers to 2Ø47 which is compatible with the size of buffer memory.

h. Control Register

Eight D flip-flops, IC-8, IC-9, IC-13, and IC-14, are used as individually resettable latches for mode control

of the DAU. IC-14 is presently not used, but rather is available as two spare latches. IC-8, loaded from data lines, DOT 141 and DOT 151, provides the ADC-HI and ADC-LO outputs. These two signals are direct cleared by M/M WC low. IC-9, loaded from data lines DOT 121 and DOT 131, provides the 7/32 WR and 7/32 RD outputs, IC-13, loaded from data lines DOT 101 and DOT 111, provides the ADC2-HI and ADC2-LO outputs. Each of these signals are individually discussed in other sections of the DAU OPERATION. The CONTROL register is loaded by DAGØ(5), which is the last step in the set-up seuenge that starts the DAU in any of its modes of operation. Except for ADC-HI and ADC-LO all output values remain asserted until reloaded by program control from the INTER-DATA 7/32.

i. Voltage Requirements

This circuit is powered by plus 5 volts from the main logic power supply located in the lower rear of equipment rack 16.

j. Control Board (2 of 2) Component Layout

Figure 38 shows the component layout for this
board. Table VII lists the Control Board Signals.

14. Power Supplies

a. Introduction

The DAU power requirements have been satisfied using eight individual power supplies. This liberal use of power supplies assures maximum isolation between the two




Figure 38. Control Board (2 of 2) Component Layout

TABLE BUTCH SHINKLE

Signal Name	Source	or a second seco	De tination	Purpose	Ref
7/32 RD	Control Board (2 of 2)	(2 of 2)	Buff Mem Timing Bd	Control Mode II	Sec II.C.13.h
7/32 WR	Control Board (2 of 2)	(2 of 2)	Control Board (1 of 2)	Control Mode III	Sec II.C.13.h.
Anc's	Control Board (2 of 2)	(2 of 2)	ADC Prestart Bd	Control Mode I	Sec II.C.13.h.
ADC2's	Control Board (2 of 2)	(2 of 2)	ADC Prestart Bd, ADC Timing Bd	Control Prestart	Sec II.C.13.h.
MC M/M	Control Board (2 of 2)	(2 of 2)	Control Board (lof 2)	End of Acquisition Block	Sec II.C.13.f.
E ADD	Control Board (1 of 2)	(1 of 2)	Control Board (2 of 2)	Enable Address Reg	Sec. 11, C. 12, e.
E WC	Control Board (1 of 2)	(1 of 2)	Control Board (2 of 2)	Enable Word Count Reg	Sec. 11. C. 12. c.
DAG@ (1 Thru 5) Control Board (1 of 2)	Control Board	(1 of 2)	Control Board (2 of 2)	Load Register (1-5)	Sec. 11.0.12.1
DAGØ(Ø)	Control Board (1 of 2)	(1 of 2)	Buff Mem Timing Bd	Load Diagnessic Data	Sec II.C.12.b.
BUSYØ (SN Ø4Ø)	Control Board (1 of 2)	(1 of 2)	7/32 ULI Bd	DAH Busy Status	Sec II.C.12.c.
0VØ (SIN Ø5Ø)	Control Board (1 of 2)	(1 of 2)	7/32 ULI Bd	DAU Overrun Status	Sec II.C.12.c.
EOM (SIN 060)	Control Board (1 of 2)	(1 of 2)	7/32 ULI Bd	DAU End of Medium Status	Sec II.C.12.c.
SATNO	Control Board	rd (1 of 2)	7/32 ULI Bd	DAU to 7/32 Interrupt Sec II.C 12.d	t Sec 11.C 12.d
SSYNCB2(Ø)	Inverter Bd		Control Board (2 of 2)	Glock ADD and WC Reg Sec II.C.10.b.	Sec II.C.10.b.
Annual Property of the Control of th			The state of the s	A SAME OF THE PERSON OF THE PE	

data acquisition channels.

b. DAU Backplane Power Supplies

Three of the eight power supplies, P17, P2Ø, and P21, are physically mounted on the DAU backplane. These power supplies, located as shown in Figure 39, provide plus and minus five volts to the channel one and channel two ADC and SHM modules. P21 is plus 5 volts channel 2, P2Ø is plus 5 volts channel 1, and P17 is minus 5 volts for channel 1 and channel 2. Due to the small power consumption, the common minus 5 volt power supply is not considered an isolation problem.

c. Rack 16 Power Supplies

Power supplies P16, P18, and P19 are located in the lower rear of equipment rack 16. Each power supply feeds a terminal strip, mounted near the power supplies, easily accessible for connection to the DAU. P16 is plus 5 volt main logic power, P18 is plus and minus 15 volt power to channel 1 ADC boards, and P19 is plus and minus 15 volt power to the channel 2 ADC boards.

d. Rack 17 Power Supplies

Power supplies P4 and P5 are located in the lower rear of equipment rack 17. These supplies feed a terminal strip arrangement as in rack 16. P4 is plus 24 volts supplied to the SM-101, DAU frequency synthesizer, and P5 is plus 10 volts supplied to the SM-101.




Figure 39. DAU Backplane Component Layout

e. Protect Relays

Relays kl and k2 shown in Figure 39, switch on and off all DAU power supplies, except P4 and P5, with the AC supply to the DAU. This configuration is designed to remove power from the DAU boards in the event of DAU AC loss. Rack 16 blower fans are connected to the same AC supply, thus insuring that DAU power is removed when cooling air is lost.

A quick determination of DAU power supply status is available from the top of the DAU by inspecting the eight LED power supply indicators on the ADC protect board (Section II.C.5.).

D. DAU TEST PANEL

1. Introduction

As with any device designed for computer control, normal operation of the device happens at rates not easily observable. To allow control of the DAU to occur at human speed, under human control, the DAU Test Panel was designed and implemented to directly replace the INTERDATA 7/32 DAU interface. The Test Panel, when connected to the DAU in place of the INTERDATA, then in effect becomes the controlling computer for the DAU.

2. DAU Test Panel Operation

The DAU Test Panel circuit, shown in Figure 40, consists of a set of single pole, single throw switches, one each,




Figure 40. DAU Test Panel Circuit

to replace the sixteen DOT lines, and four COT lines, plus four push button switches to replace the DAGØ, DRGØ, SATNØ and SCLRØ command pulses. Additionally, LED indicators are used to indicate activity on the sixteen DIN lines, the sight SIN lines, and the SATNO line. Debounce logic was used to create clean pulses for DAGØ and DRGØ, as shown in Figure 40. By manually setting the various DOT and COT lines in conjunction with the DAGØ and DRGØ pulses, the DAU can be set up and operated in all modes (see DAU PROBLEM ISO-LATION Section II.F.).

E. DAU ALIGNMENT

1. Introduction

Although the majority of the DAU is implemented with digital, LSI, MSI and SSI components, some alignment is necessary on the analog signal path prior to A/D conversion. In a dual channel A/D conversion system such as this, considerable attention must be paid to matching the "inphase" and "quadrature" signal components in order to minimize spectral distortion in the processed spectrum (see Section II.A.2.).


2. Theory of Dual Channel Gain Difference

As discussed in Section II.A.2. using dual channel data acquisition allows the use of sample rates in each channel, at one half the rate of single channel data acquisition for the same spectral passband. Dual channel A/D conversion creates complex data points from the "inphase" and


"quadrature" analog signal components, thus allowing more efficient use of the discrete fourier transform.

A single frequency sine wave entering the DAU for A/D conversion can be thought of as a rotating vector as shown in Figure 41 (a). The "x" component of the rotating vector represents one channel of signal, while the "y" component represents the other channel of signal. If the gain in both channels from the signal splitter through the A/D converters are not exactly matched, the resultant rotating vector after A/D conversion, will not be circular, but rather elliptical (Figure 41 (b)).


The elliptical vector can be represented by two oppositely rotating vectors of different magnitudes (Figure 41 (c) and (d)), rotating at the same frequency. As an example, consider the vectors in (c) and (d) to be of magnitudes \$\preceq\$.995 and \$\precep\$.\$\$\precep\$5 respectively. Starting with both vectors pointing in the same direction at position zero, the resultant elliptical vector through one cycle of rotation can be determined. At position zero the sum of both vectors is 1.\$\precep\$ as shown in Figure 41 (e). At position one, vector (c) is pointing 18\$\precep\$ degrees out of phase with vector (d) which adds to give resultant vector (e) of \$\precep\$.99. Continuing through the cycle the resultant values for positions two and three, as shown by (e), indicates a slightly elliptic vector. This indicates that the resultant spectrum for the resultant elliptic vector could be represented in the fre-




(a) Rotating Vector Equal Gain




(b) Rotating Vector Unequal Gain




(c) Signal Above f



(d) Signal Below f



(e) Resultant Vector



(f) Resultant Spectrum

Figure 41. Dual Channel Gain Difference

quency domain by a single major spike at the vector frequency, with a small additional spike occurring at the image frequency (Figure 41(f)). Using the example shown, these two frequency domain spikes would have a voltage ratio of $\emptyset.\emptyset\emptyset5/\emptyset.995$ which is approximately $\emptyset.\emptyset\emptyset5$. Then the power ratio is the voltage ratio squared or 2.5 x 10^{-5} which is -46dB.

In addition to the gain error, the amplitude of the image frequency is affected by the phase difference between the "inphase" and "quadrature" signal components, which is determined by the phase difference between the local oscillator signals sent to the baseband mixers (on the high speed ADC boards), and the phase error introduced by amplification and filtering in the two channels. If the phase difference is precisely 90°, then no contribution to the image frequency will occur. If, however the phase difference varies from 90° by 1° (as shown in Appendix E) assuming perfect gain alignment, the resultant image frequency will be -35dB, while a 2° error gives an image frequency of -29.1dB. phase error from the local oscillator signal can be adjusted to a minimum valve, but the phase error introduced in amplification and filtering cannot be adjusted. Moreover, the amplifier/filtering phase error is a function of frequency, varying as much as 7° in the low speed channels (due to the Rockland filter). As shown by equation 1 from Appendix E, the relation ship between the gain error and phase error is

as follows:

The phase error in the local oscillator signal has been measured and adjusted to a minimum error condition. No further adjustment of this phase difference should be necessary. The amp/filter phase error cannot be adjusted, which leaves only the gain error that must be aligned.

Using this concept, it becomes possible to dynamically align the dual channel acquisition system by inserting
a pure sine wave signal at various frequencies through the
DAU and then balancing the analog gain in both channels for
the minimum image frequency as plotted in the freugency domain.

3. Static Dual Channel Alignment

a. Introduction -

This static alignment procedure is the first step toward achieving a minimum image frequency response from the DAU. Static alignment consists of 1) balancing the analog gain path for the high and low speed paths, and 2) adjusting the sample-and-hold modules and analog-to-digital converter modules for the high and low speed ADC boards.

b. High Speed Static Alignment

To obtain access to the gain trimpots, the High Speed ADC board being adjusted must be put on the 9" wide

extender board. Using a variable power supply capable of \emptyset to ± 5 volts and an accurate digital voltmeter, accomplish the following steps in the order given.

- (1) Assure a common ground exists between the test equipment and the DAU.
- (2) Ground the input of amplifier Al and adjust trimpot Rl for zero volts (±.01 volts) at the output of amplifier A2. Check that amplifiers A3 and A4 are also close to zero volts.
- (3) Set the power supply for a plus 1.28 volts, and apply this to the external input jacks on the front panel via coaxial cable, for both channel inputs. Assure that the front panel switches are in the EXTERNAL position.
- (4) Check the voltage at the external input of the High Speed ADC board, edge connector pin 7/11-2-24. Readjust the power supply for 1.278 ± 0.002 volts at this point. This step is to overcome the ohmic losses from the front panel to the board and also to try and minimize the voltage variations when the board is installed without the extender board.

For the remainder of the procedure the A/D converters must be sampling at some test rate, preferably 10 KHz or 100 KHz to accommodate both high speed and low speed ADC's. This can be accomplished from program control by starting an acquisition while leaving the TEST/NORMAL switch on Control Board (2 of 2) in TEST, or by manually

starting an acquisition with the Test Panel (Section II.F.2.) with the TEST/NORMAL switch in TEST. In either case the ADC's are caused to convert continuously. The Test Panel method offers the advantage that both the high and low speed ADC's can be left running by asserting ADC2-HI and ADC2-LO which allows simultaneous alignment of the high speed and low speed analog paths.

- (5) Measuring the voltage at the S/H input to the high speed ADC module, pin 17, available as a test point on the upper side of the ADC module, adjust the A2 trimpot, R24, to obtain -1.278 volts +.002 volts.
- the high and low speed analog paths, measure the voltage at the S/H input to the same channels low speed ADC module, pin 32, available at the S/H IN test point, and adjust the A4 trimpot, R25, to obtain -4.995 volts ±.005 volts. Note that both high and low speed ADC modules receive inverse voltage polarity from the front panel signal due to an odd number of inverting amplifier stages. The low speed S/H module is inverting while the high speed is not. The step up from 1.28 volts to 5.0 volts between the high speed and low speed ADC modules is provided by gain in A4. Also the low speed ADC board will not have continuity between A4 and the low speed board without the ROCKLAND System 816 filter properly operating.
- (7) Reverse the input power supply voltage polarity from plus to minus assureing -1.278 volts $\pm .002$ volts

available at pin 7/11-2-22. Check the voltage level at the S/H IN test point of the high speed ADC board. If this value is not +1.278 ±.002 volts the SHM-UH offset gain trimpot must be adjusted. This trimpot, a small screw accessible through a hole in the upper edge of the SHM-UH module, should be set to put the voltage level half way between the plus and minus values.

- (8) If doing a simultaneous alignment of both high and low ADC's, measure the voltage at the S/H IN test point on the low speed ADC board. If this value is not +4.995 volts ±.005 volts adjust the external SHM-5 20kohm offset, trimpot, located on the low speed ADC board, to put the voltage level half way between the plus and minus values.
- (9) Repeat steps (5) through (8) until the analog gain and S/H offset have been set to give the correct full scale bipolar input voltages for the ADC module respectively.
- channel not yet aligned. A small amount of voltage variation may occur as a result of removing the board from the extender board. Provided the change is small, the only concern should be in the S/H offset gain adjustments which are accessible from the top of the boards. These adjustments may need to be altered slightly.
 - c. Low Speed Static Alignment
 The low speed ADC alignment can be performed

simultaneous with the high speed alignment as discussed in b., or it can be performed separately by following the steps outlined under high speed static alignment that pertain to the low speed ADC boards.

d. High Speed ADC Module Alignment

Independent of the static gain adjustments, the ADC modules themselves need to be adjusted for both gain and offset. The high speed modules, ADC-VH8B2, have four adjustment pots accessible through the inboard side of the modules edge (the screwdriver will be parallel to and just under the RAY-1 mixer module during adjustment). It is most convenient to perform this alignment using the extender board and the ADC module must be operating at some appropriate sample rate (1000 KHz can be used for high and low speed modules).

during the static alignment, to achieve a digital volt meter (DVM) reading at the S/H input test point (above top edge of module) of +1.275 +.002 volts DC. With this setting, the parallel 8 bit, two's complement output (at the edge connector pins) should flicker equally between active high 10000000 and 100000001. This is most easily viewed using an oscilloscope on the least significant bit (LSB, bit 7) making sure that no other low significant bits are high. To achieve this condition, adjust the zero trimpot, the top most pot of the four. Check the adjustment by observing that input voltage +1.270 +.002 DC, gives 10000001 steady output, while

+1.28 \emptyset +. \emptyset \emptyset 2 volts DC, gives 1 \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset steady output.

Note, the DIN Line LED indicators on the DAU Test Panel (if being used) will give a gross indication of the outputs of both channels simultaneously. If both channels are reasonably close to correct alignment the zero bit, DIN $\emptyset\emptyset\emptyset$, and the seven bit, DIN $\emptyset7\emptyset$, should be the only LED's on.

- (2) Reverse the input voltage polarity and set the voltage at the S/H IN test point to $-1.265 \pm .002$ volts. Adjust the full scale (FS) trimpot, second pot down, output for equal flicker between 01111110 and 01111111. Assure that $-1.270 \pm .002$ DC, gives a steady 01111111 output.
- (3) Repeat steps (1) and (2) until no further adjustment is necessary for the correct outputs on both channels.
 - e. Low Speed ADC Module Alignment

The low speed ADC modules, ADC-EH12B3, can be easily aligned without the use of the extender board. These modules conveniently provide a serial output port that can be used to observe all 12 output bits on the oscilloscope. This method will not show the two's complement binary output as used in the parallel output port.

(1) Adjust the power supply, set-up as used during static alignment, to achieve a DVM reading of -4.9988 +.0002 volts DC, at the S/H IN test point (top center of board). Observing the Serial Out test point (next to S/H IN

test point) on the oscilloscope, adjust the 200 ohm offset trimpot (upper right corner of board) to achieve equal flicker between 0000 0000 0000 and 0000 0001.

Note, the DAU Test Panel will give a gross indication of both channels simultaneously on the DIN $\emptyset\emptyset\emptyset$, MSB, through DIN 15 \emptyset , LSB, LED indicators.

(2) Reverse the input voltage to achieve a DVM reading at S/H IN of +4.9854 +.0002 volts DC. Adjust the 20 ohm gain pot, upper right corner, to achieve equal, Serial Out, flicker between 1111 1111 1110 and 1111 1111.

Note, the two's complement output as observed on the edge connector pins or on the DAU Test Panel will have zero bit (MSB) inverted. Also, the outputs for the low speed ADC modules is inverted from that of the high speed ADC modules for the same voltage. This is due to the inverting gain of the high speed ADC module. It does not affect the outcome of the spectral plots because of the magnitude squared function of the signal processing.

(3) Repeat steps (1) and (2) until no further adjustment is necessary for the correct outputs of both channels.

4. Dynamic Dual Channel Alignment

a. Introduction

As discussed in Section II.E.2. the final alignment of a dual channel data acquisition system can be performed by minimizing the image frequency response to a single frequency input signal.

- b. Dynamic Dual Channel Alignment Procedure

 The dynamic alignment procedure must be performed
 on both the high and low speed ADC boards as outlined in the
 following steps:
- (1) Perform static high and low speed alignment, Section II.E.3.b. and c.
- (2) Perform high and low speed ADC alignment, Section II.E.3.d. and e.
- (3) Supply a signal near 30 MHz to input test point 16 in the Spectrum Receiver, A25. This causes the sinusoid signal to replace the normal receiver output sent to the DAU. This sinusoidal signal will be split in A25 and sent to the high speed ADC board RAY-1 mixers. The difference between the sinusoidal signal and the 30 MHz IF quadrature signals will determine the frequency of sinusoidal signal sent to the ADC modules. For example an input of 30.01 MHz would provide a 10 KHz signal to the A/D converters.
- (4) Adjust the sinusoidal input signal to provide a full scale signal to the A/D converters, approximately -50 dBm. Exact full scale level can be obtained by running the A/D converters in the test mode (this will cause the sample-and-hold modules to operate while measuring the AC voltage level at the S/H IN test point on the high or low speed ADC board. Return the TEST/NORM switch to the NORMAL position.
 - (5) Using the SATCOM spectrum program display

the resulting spectrum for the sinusoidal input on the TEK-TRONIX 4014 graphics display console using a log plot (i.e. operate this program normally setting program parameters as appropriate for the input signal). The resulting spectrum should show a pair of spectral spikes at the frequency and image frequency of the input signal. The object of the alignment is to cause the image frequency spike to be suppressed greater than 25 dB for the high and low speed ADC operation.

- (6) If the image frequency is not low enough, cause the DAU to operate in the TEST mode and adjust the high speed S/H IN test points on both high speed boards for identical AC voltage values using trimpot R23 (located in the feedback loop of Al on the high speed ADC board). This adjustment is possible to do without using the extender board.
- tain spectrum results. If the result is still not 40 dB of image frequency suppression, adjustment of the IF local oscillator signal supplying the channel 1 and channel 2 mixers may need to be aligned for perfect quadrature. To adjust for quadrature first assure that the X-Y plot of the input signal looks like a circle at the HP-1220 oscilloscope. Next add an elbow BNC connector to the input calbe of jack J26 in receiver A25. This will alter the LO signal phase by the increment associated with the length of signal path added by the BNC connector. Add or subtract connectors in this manner to achieve the required high speed alignment.

amplifier chain affects the low speed gain. Repeat steps (5) and (6) to achieve dynamic alignment of the low speed channel; however, trimpot R25 in the feedback loop of A4 on the high speed ADC board must be used for gain adjustment of low speed ADC's. Adjustment of R25 will not affect the high speed alignment. Do not readjust the LO quadrature phase as per step (7). R25 can only be adjusted by using the extender board. Check the spectral output in this step while the high speed board is both on and off of the extender board. Greater than 50 db of image frequency suppression should be achieved for the low speed A/D converters.

F. PROBLEM ISOLATION

1. Introduction

Problem isolation for the DAU can be quickly isolated to a suspect area by inspection of the various LED indicators, visible from the top of the DAU, and use of the various easily available test points. An understanding of the basic DAU operation in each of its possible modes will be necessary before trouble isolation can continue. Use of this report, Chapter II, should enable anyone, technician or student, to isolate any given problem on both a macro and micro level. Section headings throughout this report have been specifically chosen to allow its use as a look up device for specific questions, without unnecessary reading of lengthy descriptions.

The DAU Block Diagram, Figure 3 should serve as a quick reference to suspect areas, and hence lead to the correct operational description.

2. Use of DAU Test Panel

a. Introduction

As discussed in Section II.D. the DAU Test Panel is a device capable of replacing the INTERDATA 7/32, relative to the DAU, thereby allowing manual control of the DAU at human speeds. Operation of the DAU for each of its modes is discussed below.

b. Test Panel Operation for Mode I

Mode 1, or the acquisition mode, can be set up as follows. The order of listed steps is compatible with the software control sequence.

- (1) Replace INTERDATA 7/32 cables II and III at the DAU backplane with cables II and III from the DAU Test Panel. Assure that the +5 volt power leads for the Test Panel are connected to an operational power supply.
- (2) Connect a coaxial cable (50 ohm) between the Syntest Output jack (located near the ADC Protect board) and a counter to indicate SM-101 activity.
- (3) On the front of the test panel set COT switches (up position for 1) to hexidecimal 1 (9991 binary). Set DOT switches to hexidecimal 9996 (9999 9999 9199 binary). Push DAGØ. This has loaded the RANGE register (Control Board (2 of 2) for SM-101 operation in the 100 KHz range.

- (4) Set COT switches to hexidecimal 2 (ØØ1Ø binary). Set DOT switches to hexidecimal 1000 (ØØ01 ØØ0Ø ØØ0Ø binary). Push DAGØ. This has loaded the FREQUENCY register for SM-101 frequency of 100 KHz which should be indicated by the counter.
- (5) Set COT switches to hexadecimal 3. Set DOT switches to hexadecimal $\emptyset 4 \emptyset \emptyset$. Push DAG \emptyset . This has set the word count (WC) register to $1\emptyset 24$.
- (6) Set COT switches to hexadecimal 4. Set DOT switches to hexadecimal $\emptyset\emptyset\emptyset\emptyset$. Push DAG \emptyset . This has set the address register (ADD) to starting address of zero.
- switches to \$\mathrm{g}\$11. Push DAG\$\mathrm{g}\$. This has set the CONTROL register to ADC2-LO and ADC-LO to start a low speed ADC acquisition for a block size of 1\$\mathrm{g}\$24 and sample rate of 1\$\mathrm{g}\$\mathrm{g}\$ KHz. The acquisition will have occurred so fast as to be barely visible. By watching the BUSY \$\mathrm{g}\$ status light (SIN \$\mathrm{g}\$4\$\mathrm{g}\$) or the SATNO light, the acquisition will appear as a blink of the LED. Note the CONTROL register LED indicators located along the top of Control Board (2 of 2), are arranged in the same order as DOT switches required to set them (i.e., COT switches to hex 5 and DOT switches to hex \$\mathrm{g}\$11 has turned on ADC2-LO and ADC-LO, while DOT \$\mathrm{g}\$22 would turn on ADC2-HI and ADC-HI).

- WC register to reset the DAU and terminate the acquisition, the TEST/NORM switch on Control Board (2 of 2) should be placed in the TEST position. Then repeat steps (3) through (7). The DAU will now be continuously acquiring data through the low speed converters at a 100 KHz rate. In this condition the SIN 040 LED should stay on while the SATNO LED remains off, indicating a busy DAU. EOC signals for the low speed converters and EOCM and SSYNCBO should all be active signals observable with an oscilloscope at the test points available along the top of the Buffer Memory Timing board. Switching the TEST/NORM switch to NORM will terminate the acquisition when WC goes to zero.
 - c. Test Panel Operation for Mode II

Mode II, or data transfer from DAU buffer memory to the INTERDAT 7.32, can be simulated by the following steps.

- (1) Follow steps (1) through (6) of Mode I Test Panel Operation. Step (3) and (4) are unnecessary and can be omitted if desired.
- (2) Set COT switches to hex 5. Set DOT switches to hex 9004. Push DAGO. Now each time DRGO switch is pushed the DIN LED indicators will read the data (left justified) stored in buffer memory for first channel 1 and then channel 2 for each address location starting at address zero. Note that the DIAL output must be pushed twice to force out old data and load the first word of good data.

d. Test Panel Operation for Mode III

Mode III, or the diagnostic data transfer mode, can be simulated by the following steps:

- (1) Follow steps (1) through (6) of Mode I Test Panel Operation. Steps (3) and (4) may be omitted if desired.
- (2) Set COT switches to hex 5. Set DOT switches to hex 9998. Push DAG9.
- (3) Set COT switches to hex Ø. Now each time the DAGØ switch is pushed the data values set by the DOT switches (left justified) will be stored in buffer memory starting with channel 1 at address zero.

e. Summary

By the logical application of the DAU Test Panel the DAU can be manually programmed to perform anything within its capability. The specific switch settings for the DOT switches as listed above are just examples for possible use. Any variations can only affect the SM-101 frequency and the WC and ADD registers to perform as desired.

One simple example of Test Panel use might be to load (Mode III) ten specific memory locations with a particular data pattern and then read out (Mode II) those locations. This test, although simple, tests everything in the DAU except the ADC board and the ADC Timing Board. Properly operated the DAU Test Panel becomes perhaps the most effective tool for DAU problem isolation.

f. Quick Reference Charts

aids, refer to Tables II and III. Table II lists the function associated with each DAU internal LED indicator, test point and switch and tells whether a lighted LED is for an active high or active low level, and what each test point and switch is for. Table III provides a quick reminder of how to control each mode of the DAU with the DAU Test Panel. The numbers listed in the table do not refer to the bit numbers scribed above the switches, but rather, they refer to hexadecimal numbers for groups of four switches.

TABLE VIII - DAU INTERNAL PROBLEM ISOLATION AIDS (Page 1 of 3)

Comments	DAU request attention	DAU unavailable to 7/32	ADC over-run	WC = 0 with transfer pending	Low speed acquisition	High speed acquisition	Transfer data to 7/32 Mode II	Transfer data from 7/32 Mode III	Low speed prestart	High speed prestart	Test prevents WC = 0	S/H input to ADC module
Switches	0 0 1	1 1	!	1	1	1 6 0	1 1	1 1	8 8	1 1	TEST/ NORMAL	1
Test Point Available	Yes	Yes	Yes	Yes	No	No	No	No	No	No	No	Yes
Active Level for Light on	Low	Low	Гом	Гом	High	High	High	High	High	High	Low	1
LED	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	No	No
Signal	SATNO	BUSYØ (SIN Ø4Ø)	0V0 (SIN Ø5Ø)	EOM (SIN Ø6Ø)	ADC-LO	ADC-HI	7/32 RD	7/32 WR	ADC2-LO	ADC2-HI	M/M MC	S/H IN
Location	Control (1 of 2) 30ard 8				Control	80ard 10						High Speed ADC Board 7/11

TABLE VIII - DAU INTERNAL PROBLEM 1SOLATION AIDS (Page 2 of 3)

Comments	S/H input to ADC module	Serial out of ADC module	Mode I only	Mode I only	Mode I only	Mode I only	Mode I only	Mode I only	To SM-101	To SM-101	Main logic	CH1, CH2 ADC bds
Switches	! ! !	i				!	!		1	!		1 1
Test Point Available	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	No	No	No	No
LED Active Level for Light on		:	Low	Гом	Low	Low	Low	Low	+24	+10	+5	ح
LED	S S	No	No No	No	No	No	No	No	Yes	Yes	Yes	Yes
Signal	S/H IN	SERIAL OUT	EOC-LO CHN 1	EOC-LO CHN 2	EOC-HI CHN 1	EOC-LO CHN 2	ЕОСМ	SSYNCBØ	P4, +24	P5, +10	P16, +5	P17, -5
Location	Low Speed	Low Speed ADC Board 5/13 Buffer Memory Timing Circuit Board 16						ADC	Aux 4			

3) TABLE VIII - DAU INTERNAL PROBLEM ISOLATION AIDS (Page 3 of

ive Level Test Point Switches Comments	+15 No CH1 ADC bds	-15 No CH1 ADC bds	+15 No CH2 ADC bds	-15 No CH2 ADC bds	+5 No CH1 ADC bds	+5 No CH2 ADC bds	Low No All power supplies on
LED Active Level Test Poin for Light on Available							
LED A	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Signal	P18, +15	P18, -15	P19, +15	P19, -15	P20, +5	P21, +5	PWROK
Location	ADC	Aux 4	(:000)				Front

TABLE IX - DAU TEST PANEL OPERATION

	*			
Mode	COT Switches	DOT Switches	DAGO Switch	Comments
	1	0006*	Х	Range register 100 kHz
	. 2	1000*	X	Frequency register
	3	0400*	Х	WC register, 1024
I	4	0000*	Х	ADD register, zero
		0020	Х	High Speed Acquisition
	5	0011	Х	Low Speed Acquisition
		0030	X	Low and High Speed ADC's on
	3	0040*	. X	WC register, 1024
II	4	0000*	х	ADD register, zero
	5	0040	Х	7/32 RD
	3	0400*	Х	WC register, 1024
III	4	0000*	Х	ADD register, zero
	5	0008	X	7/32 WR

^{*} Example values shown

III. SATCOM SIGNAL ANALYSIS SOFTWARE

A. GENERAL INFORMATION

1. Introduction

After the Data Acquisition Unit (DAU) was made operational, and the interface software programs were written /Ref. 147, A program was required to exercise the DAU within the SATCOM Signal Analyzer System. This program, written in FORTRAN V for the INTERDATA 7/32, would need to cause the DAU to acquire data at the correct sample rate and block size, pass the data to the INTERDATA 7/32, further pass the data to the AP-12ØB Array Processor, direct the data processing in the SP-12ØB, receive the resultant data back from the AP-12ØB and finally direct the TEKTRONIX 4Ø14 Graphics Display Terminal to plot the resultant signal spectrum. An overview of the program that performs the stated requirements is discussed below. This program has been named SAT-COM and will be referred to as such throughout.

2. SATCOM Spectrum Analyzer Programming Objectives

a. Introduction

The SATCOM (spectrum analyzer) program is designed to meet five basic objectives required for processing time domain data from the DAU into frequency domain spectral output. The five basic objectives for SATCOM are: 1) initialization, 2) control, 3) data acquisition, 4) computation, and 5) display. The combination of these objectives as specified

by the SATCOM program, integrates a large amount of laboratory assets into a total SATCOM Signal Analyzer capable of performance unobtainable with the standard analog spectrum analyzer.

b. Initialization

Default values for all necessary program parameters are specified in the initialization section of the program. This allows that limited spectral analysis is possible by default, i.e., no external control parameters.

c. Control

Under the control section of the program a complete set of operating parameters from the system operator are specified utilizing an interactive portion of software and the INTERDATA 7/32 keyboard terminal. This is accomplished by the program asking the operator for answers to a set of questions. With the answers, the INTERDATA can set up all necessary hardware to perform the spectral analysis. This interactive programming will ultimately take place between the control panels /Ref. 17 and the SATCOM program to allow a more convenient method for system operation.

d. Data Acquisition

Data Acquisition is obtained via the DAU through INTERDATA 7/32 commands as articulated in this portion of the SATCOM program. By using FORTRAN V CALL statements to a DAU support program library (DAUSUP.OBJ) /Ref. 1/7, data acquisition parameters are set up, data obtained, and then DMA-trans-

ferred to the INTERDATA. This step can be repeated several times when averaging more than one block of data before displaying the result.

e. Computation

All mathematic computation is performed by the AP-12ØB Array Processor using software programs supplied as part of the AP-12ØB package /Ref. 127. In the computation portion of SATCOM, the DAU data is DMA transferred to the AP-12ØB, and operated on in the AP using FORTRAN V CALL statements to access the AP support library (APSUP.OBJ) under INTERDATA control. Upon completion of data processing the resulting data is transferred (DMA) back to the INTERDATA for display. When processing more than one block of data, the DAU data is fed to the AP for processing where the averaged result remains until the last block of data is processed.

f. Display

The final signal spectrum is displayed on the TEKTRONIX 4014 (GDT) Graphics Display Terminal /Ref. 147. Scaling and formatting of resultant data is performed by the software routines included as part of the TEKTRONIX 4014 package, using FORTRAN V CALL statements. Scaled and formatted data is then transferred via TTY interface to the GDT and displayed on a storage type CRT. Hard copy of the GDT display is available via TEXTRONIX's 4631 hard copy unit /Ref. 147. Resultant spectrum plots are available as full scale single plots, or can be displayed in three dimensions,

with the time access proceeding apparently into the screen. In this operational mode, data acquisition, computation and display are repeatedly performed.

3. Use of the FLOATING POINT SYSTEMS AP-120B Array Processor

a. Introduction

The Floating Point System AP-120B Array Processor is a high speed dedicated processor built specifically to perform computation bound algorithms on streams, or arrays, In contrast with the INTERDATA 7/32, the AP-12ØB contains no provision for dynamic interupt handling and no executive software resides in the AP-12ØB. The AP-120B is programmed by the INTERDATA 7/32 upon request of the operating program in the 7/32. Data passed to the AP-120B is processed by the program passed to the AP-120B and upon completion the resultant data is passed back to the requesting pro-In this way, the AP-120B is an I/O peripheral device like any other as far as the 7/32 executive program is concerned. When viewed from the user's standpoint, writing programs in FORTRAN, the AP-120B appears to be something like a scientific subroutine package, with no direct indication that a special hardware device is being accessed. All of the programming necessary to achieve the interface between the FORTRAN CALL statements and the actual running of the AP-12ØB has been supplied by Floating Point Systems, including an extensive library of FORTRAN callable subroutines. Additionally, programs specific to the user's demands can be written in AP-12ØB microcode and included as part of the AP library.

The AP-120B achieves an incredible speed factor over the general purpose minicomputer by taking advantage of signal processing algorithms and providing parallel data paths for various functions internal to the AP-12ØB. The AP-120B in addition to the parallel data paths, uses a "pipelining" technique to further speed up processing. Pipelining is a technique whereby operations are performed in several stages with data actively being processed in each stage simultaneously. For example, floating point multiplication is broken into three stages consisting of two stages generating products of fractions and a last stage consisting of adding exponents and normalizing. For any one isolated multiplication, three cycle times would be required to obtain the result; however, for large arrays of data a multiplication every cycle with the output delayed three cycles from the input (a small amount of overhead is required to fill the pipeline and empty it at the end). Further information concerning the AP-120B is available in Reference 12. By using the AP-120B in the SATCOM signal analyzer system, signal processing at rates comparable to large mainframe systems is possible while using a minicomputer system such as the INTERDATA 7/32.

b. Using FORTRAN Callable Subroutines

Use of the AP-120B in the SATCOM program is done entirely by programs available in the AP support library. To utilize an available AP program requires only that correct parameters be passed in the CALL statement as defined by Reference 12, AP Math Handbook, and that data is available in AP-12ØB main memory as specified at the time of the CALL. The AP-120B in this installation contains 768,64 bit words of program source (PS) random access memory (RAM). At the time of the CALL statement in the INTERDATA program a search of the AP-120B PS memory is initiated. If the program called for is not already stored in the PS memory, the INTERDATA transfers that program into the PS memory and then the program is executed. Programs are stored in PS memory on a last in, first out (LIFO) basis. Thus, if the most lengthy and important programs are stored in the top of PS memory, they will remain resident in the AP and the CALL statement will only start the program without the overhead of transferring the program to the AP at the time of each call. The number of PS memory locations required for each AP program is listed in the AP-Math Handbook. For the SATCOM program, 768 words can contain all of the needed AP programs. If this were not the case, it might be more efficient to perform a "dummy" set of AP CALL's to store the longest and most often used programs at the top of PS memory. The AP120B configuration for this installation is included in Appendix 2.

c. Use of AP-120B Wait States for Data Transfer

All data passed to or from the AP-12ØB is done so via a DMA port with INTERDATA. The DMA transfer of data is initiated by an APPUT, CALL statement (transfer to the AP) or an APGET, CALL statement (transfer from the AP). If the program steps following an APPUT call are data processing calls, an APWD (AP wait data), CALL must be inserted to assure that the AP does not process the follow up statements before the data has completely arrived. Likewise an APWR (AP wait results) is used to assure that the AP computations are complete before the APGET transfer is initiated. If the data can be guaranteed to be at the location specified in the AP before the processing routines are called, then the wait states can be omitted. This fact is used in the SATCOM program to initiate an APPUT to one location in AP memory while all subsequent processing calls are made to a location that was filled in a previous APPUT. In this manner, maximum efficiency can be made of the AP's speed and DMA capability with processing and data transfer toggling between memory locations simultaneously.

d. Efficient Use of AP-120B Memory

The AP-120B main data memory, for this installation, (MD) is built with MOS semiconductor RAM chips that require 333 nanoseconds of access time. This is two AP cycle times (the AP runs at 6 MHz which is 167 nanosecond cycle time). In order to allow the MD memory to be accessed once

per cycle, the AP memory is designed to "interleave" between 4 K blocks of memory. Addressing a vector sequentially (Ø1234 . . .) physically stores the even addresses in the first 4 K block of memory and the odd addresses in the second 4K block of memory. Therefore addressing a vector sequentially allows maximum memory access provided the vector operation being performed does not require two accesses from the same block of memory. The SATCOM program was organized to take advantage of the most efficient use of AP memory.

4. Use of the TEKTRONIX 4014 Graphics Display Terminal

a. Introduction

The TEKTRONIX 4014 Graphics Display Terminal (GDT) combined with the Terminal Control System (TCS) Software Library (also called the PLOT 10 package) makes up a subsystem within the SATCOM Signal Analyzer System. In the specific case of the SATCOM program this subsystem provides the capability of changing an array of resultant data into a meaningful plot that will remain on a storage CRT (the 4014 terminal) for short term analysis, or that can be permanently copied on the TEKTRONIX 4631 Hardcopy Unit.

b. Use of FORTRAN Callable Subroutines

In the same way that the AP-12ØB is accessed from a user FORTRAN program, the GDT can be accessed, using FORTRAN CALL statements to specific programs that are a part of the TCS library. The TCS library includes programs for moving the GDT cursor, drawing connecting lines between two points,

scaling the data for proper screen fit, writing screen alphanumerics and a host of other programs. In each case the subroutines are utilized through a FORTRAN CALL statement and the proper passing parameters. Further information on using this portion of the system can be obtained from Reference 13.

c. Modified TCS Subroutine

One of the TCS subroutines that deals with alphanumeric strings to be plotted on the screen, has been used in a modified form to facilitate easier plot labeling from the user program. The Plot 10 subroutine ANSTR is used within a subroutine called ANBSTR written in assembly language and included in the SATCOM program. Use of this subroutine is explained in the comments of SATCOM.

d. GDT Resolution

The GDT is capable of plotting in two different resolutions, either a 1024×1024 resolution or a 4096×4096 resolution as specified. The 4096×4096 resolution is used throughout the SATCOM program.

5. Programming Philosophy

a. Readability

The SATCOM program was built using the top down approach to programming. The basic objectives were defined, and organized as major subroutines. Then the main program was written to perform a simple less than optimum efficiency spectrum making references to the major subroutines. Next the major subroutines were written by defining what each

to accomplish and forming any reasonably extensive code into additional subroutines. In this manner the five major objectives were met with a program more concerned with user readability than efficiency and minimum program size.

b. Efficiency

After a program was built that could perform basic spectrum analysis on a single block of data, the program was modified to allow block averaging of processed data to be done in as efficient a manner as possible, relative to the AP-12ØB. The efficiency was achieved primarily by transferring data into an alternate section of AP-12ØB MD memory while processing on data stored in a previous iteration. Additionally, the DAU data was maintained in integer form until it was processed by the AP-12ØB. Table X lists software Do's and Don'ts applicable to the SATCOM Signal Analyzer.

B. GENERAL SATCOM DESCRIPTION

The SATCOM program is shown in flow chart form in Figure 42 and Figure 43. Figure 42 shows the main portion of the programspecifying the significant options exercised there. If only one output plot is desired, subroutine BLOCKS is called to acquire data in the specified size of blocks, the data is processed to produce the Fourier Transformed spectrum of the signal, and if more than one block is to be averaged, the process is repeated. Figure 43 shows a flow chart of subroutine BLOCKS indicating the efficient use of DMA data

TABLE X - SOFTWARE DO'S AND DON'TS FOR PROPER DAU OPERATION (Page 1 of 2)

This table suggests some possible do's and don'ts applicable to the SATCOM Spectrum Analysis Program or future versions of DAU controlling programs. The major objective of these suggestions is to increase signal throughput while assuring proper DAU operation.

DO'S

- 1. Assure that the desired sample rate is loaded into the DAU (CALL BCDFREQ) prior to at least 100 milliseconds of program delay before starting the DAU in an acquisition mode (CALL ACQUIR). This allows adequate time for the SYN-TEST Frequency Synthesizer to stabilize at its new frequency.
- 2. Cause the DAU Prestart Circuit to be started for the appropriate A/D converter prior to starting the acquisition. This is done by loading the DAU control register with a high on DOT 100 or DOT 110 for ADC2-HI or ADC2-LO respectively. This starts the A/D converter and allows the Prestart time out prior to data acquisition. This bit does not need to be changed again until the spectrum requirement dictates a change to the alternate (high or low) A/D converter. Each block of data acquisition need only be initiated by asserting ADC-HI or ADC-LO, accomplished by asserting high DCT 140 or DOT 150 respectively, on the DAU control register.

TABLE X - SOFTWARE DO'S AND DON'TS FOR PROPER DAU OPERATION (Page 2 of 2)

DON'TS

- 1. When causing acquisition to be taken with the alternate set of A/D converters, do not change DOT 100 and DOT 110, ADC2-HI and ADC2-LO on the DAU control register in the same program step. It must be done in two step (i.e., the asserted bit brought low in one step and then the alternate bit asserted high in the next program step). This assures that the DAU Prestart Circuit can reset to allow the prestart sequence to commence for the desired A/D converters. Failure to do this can cause the majority of the first block of acquisition to contain bad data.
- 2. When loading the DAU control registers, loading in sequence registers one through five will assure proper DAU operation. Variations of that sequence could cause improper operation. Do not load register five before registers one through four have been properly loaded unless just loading ADC2-LO/HI. ADC2-LO/HI does not start an acquisition but only prestarts the A/D converters.




Figure 42. SATCOM Program (Main Routine)





Figure 43. SATCOM Program, BLOCKS Subroutine

to the AP-120B by a toggling technique. Subroutine BLOCKS returns resultant data that is plotted as necessary by several subroutines dedicated to the plotted presentation.

If more than one output plot is to be presented to a three dimensional fashion, the main program loops back around through subroutine BLOCKS for as many plots as specified, plotting each successive plot above and to the right of the previous plot. Figure 44 shows an example of the full scale single plot and Figure 45 shows as example of the multiplot 3-d output.

This program represents a simplified first version usage of the SATCOM Signal Analyzer System. Follow-on versions will be generated and integrated into the remaining hardware to complete the operational system. Table X suggests some necessary do's and don'ts for SATCOM Signal Analysis software.






Figure 45 - SATCOM Multiple Plot Example

IV. OPERATIONAL PERFORMANCE CHARACTERISTICS

A. INTRODUCTION

Although the SATCOM Signal Analyzer has not yet become an operational system some comments can be made concerning its performance characteristics. The DAU was designed to handle a frequency bandwidth capable of displaying the entire bandwidth of the satellite signal being observed. Also the rate at which spectral information can be obtained, or throughput, should be as close to real time analysis as possible. More important than throughput, is the accuracy with which the spectrum has been produced using the discrete Fourier Transform method. These and related items are discussed in the following sections.

B. FREQUENCY RESOLUTION AND BANDWIDTH

The Discrete Fourier Transform (DFT) can only approximate the results of a true mathematical Fourier Transform due to the finite and discrete properties inherent in it. The results of the DFT can be thought of as a bank of bandpass filters each covering a slightly different band, with N of these BP filters making up the entire transform bandwidth. The bandpass filters overlap each other at their 4dB points at which point they have individual bandwidths of 1/T where T is the period of the assumed repetition of the Fourier Transform. For the discrete case T is the period of the sample block, or N times d where N is the number of samples

in a block and d is the period of the sample frequency. For dual channel A/D conversion, if the sample rate is fixed (i.e., d is fixed) then the frequency band covered unambiguously is 1/d for any value of N. It follows that:

1/d = BWor sample rate = f = BW also T = Nd then $1/T = \frac{1}{Nd}$

if N increases with fixed d, 1/T decreases,

or if N decreases 1/T increases.

Therefore, the bandwidth of the individual filters that make up the spectral bandwidth vary with N. The result of the DFT is accurate at multiple of 1/T or where the spectral component occurs at the peak of a specific individual filter. Any frequency component that is not a multiple of 1/T then occurs somewhere along the skirt of the filter down to the 4dB point where it starts falling within the bandpass of the adjacent filter. This inaccuracy is called the "picket fence error", so named due to its resemblance of a picket fence. were allowable to sample forever and then perform, a DFT the 1/T bandwidth would become so small as to be negligible. ever, in this particular implementation the maximum number of samples per block, N, is 2048 corresponding to the size of the buffer memory. The highest sample rate that can be A/D converted is 4 MHz. Thus the DAU could potentially provide data for a 4 MHz spectrum with a frequency resolution of approximately 2 KHz.

If the signal to be analyzed is a larger BW than that chosen by 1/d, then all signal components that lie outside the DFT BW will fold over and appear inside the DFT result. This is known as aliasing, a phenomenon that makes it critical that the signal being analyzed by filtered to the desired spectral bandwidth. For the SATCOM analyzer, the receiver, A25, has a maximum bandwidth of 1 MHz. If the entire satellite signal bandwidth were viewed with a sample rate of 1 MHz for a 2048 sample block the frequency resolution would be 500 Hz. To analyze a single channel of satellite signal a 10 KHz sample rate for a 256 sample block might typically be used. This would give a frequency resolution of 40 Hz over the 10 KHz bandwidth. If a 2048 block length were used for 10 KHz sample frequency, the frequency resolution is 5 Hz. Note that to filter the signal for a 10 KHz bandwidth requires a 5 KHz passband due to the dual channel operation. Also, if the signal is filtered at 5 KHz and sampled at 10 KHz, all signal components that appear in the filter skirts of the analog filter will appear aliased into the spectral output.

C. THROUGHPUT

As indicated in the above discussion the accuracy of the DFT output involves a time/speed trade off. In order to produce a more accurate DFT output, the signal must be sampled

longer (larger block size), which takes more time to sample and then a longer time to transfer and process that data before the next sample is started. Moreover, the processing time using the FFT algorithm increases proportionally to Nlog₂ N.

Throughput is a measure of the amount of analyzed signal that can be sampled and processed relative to the amount of signal available. For example, if a signal is sampled in blocks of 100 at a sample rate of 100 KHz; it takes approximately 100 milliseconds to collect the data. If it takes another 100 milliseconds to transfer the data, process the data and start a new sample block, then the system can be said to have a throughput of 500 percent. If thedata could be processed without missing a sample of data, the throughput would be 1000 percent or it would be a real time system.

The throughput of the SATCOM Signal Analyzer is a function not only on the DAU, but also the DMA transfer of data from the DAU to the INTERDATA, and then from the INTERDATA to the AP-12ØB, the AP processing time, the DMA transfer from the AP back to the INTERDATA, and finally the setup, transfer and plotting associated with the Graphics Display Terminal. An approximation for the throughput rate for this system, at a particular sample rate can be made by dividing the total known sample time by the total time necessary to achieve an output plot. As an example, for a block size of 256, the system throughput is approximately 10% for the first brute-

force software. With software optimization it is expected that this will rise to approximately 50% for the current configuration. With the future direct DAU-AP interface, throughput for this case will be over 95%.

V. FUTURE DESIGN MODIFICATIONS

A. INTRODUCTION

The design goals for the SATCOM Signal Analyzer have been ordered in two major phases. The first phase called for an operational signal analyzer, including a working DAU integrated into the installed system devices. The first phase has been mostly completed as discussed by this report. second phase is intended to optimize the system performance within the constraints of the present devices. The major thrust of phase two involves a modification of the DAU to allow acquired data to be stored directly into the AP-12ØB via the IOP-16 I/O port. With the DAU data sent directly to the AP-12ØB, a considerable amount of system overhead will be reduced, leaving the INTERDATA to perform control functions and greatly increasing the system throughput rates. The DAU modifications for phase two are mostly designed at the time of this writing with bench testing and circuit board construction scheduled to begin shortly /Ref. 15/.

B. BASIC DAU MODIFICATIONS

1. IOP-16 Characteristics

The IOP-16, an I/O port included as an optional set of cards in the AP-12ØB chassis, provides for DMA data transfer to or from the AP under control of the AP or an external device. No dynamic interupt capability of the AP processor exists with the IOP-16 and the maximum DMA transfer rate is

1.5 million 16 bit words per second. The external address and data busses of the IOP-16 are compatible with the DEC PDP-11 Unibus structure.

2. DAU Modification Objectives

The present DAU is set up and controlled by the INTER-DATA 7/32 via internal control registers. All addresses used on the DAU address bus are generated by the internal address bus and driven throughout the DAU. By using the IOP-16 interface as a smart device, under program control of the AP, the DAU control registers can be functionally loaded by the IOP-16. This effectively makes the IOP-16 the controller of the DAU via an AP program which is ultimately controlled from a user's program in the 7/32.

To minimize the lost processing time in the AP, a microcode AP program can start the DAU into an acquisition mode and continue to process data already stored in AP memory from a previous acquisition. Simultaneously the IOP, having started the DAU, will wait for an end of acquisition signal from the DAU, whereby the newly acquired data will automatically be DMA stored in the non-processing block of AP memory. After the AP has processed the current resident data, it will check to see if the new DMA is completed, and if so a new acquisition started if specified by the user FORTRAN program. During slow data rates, the IOP-16 will be capable of transferring out the new data directly after it is acquired on a word by word basis, making the new data

available to the AP almost immediately after the A/D conversion. For the higher data rates, above 700 KHz, the data will be transferred out by blocks after each block is acquired and stored in DAU buffer memory. The block transfers for high sample rates will not affect AP throughput because the processing time starts becoming longer than the acquisition time for those sample rates.

This modification to the DAU involves multiplexing of IOP-16 data and address lines into the DAU's present structure, plus additional control hardware. Utilization of the IOP-16 as a control interface for the DAU allows maximum AP processing effectiveness while requiring a minimum of hardware modification within the DAU.

VI. CONCLUSION

The Data Acquisition Unit, subsystem of the SATCOM Signal Analyzer, has been completed to an operational state, and integrated into the SATCOM Signal Analyzer. Operational software has been provided to allow the system to be operated through a user interface with the computer terminal. This system, through high resolution, high speed, analog-to-digital conversion, using a dual channel conversion technique, has implemented digital spectrum analysis to significantly improve the capability of this laboratory for monitoring Navy satellite communications. All portions of this project have been passed on to incoming students in the laboratory for continuing design and construction.

APPENDIX A

This appendix gives a complete pin to pin wiring list for the entire DAU. The DAU is comprises of 10 inch wide boards, numbered even, and 9 inch wide boards, numbered odd. Any given pin location in the DAU is designated by three numbers, i.e., 14-1-35 is pin 35 on connector 1 of board 14, a 10 inch board. The connectors and pins for each board are numbered as shown below. Auxiliary boards use the same pin numbering, but have only one connector, either connector 1 or 2. This appendix includes Table X, which is 37 pages.




TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 1 of 33)

CONNECTOR (1)

원	$ \begin{array}{c} 16-1-33 \\ 6-1-33 \end{array} $	CC_T_0T	10-1-17	10-1-15	10-1-13	10-1-27	10-1-25	10-1-23	10-1-21	10-1-35	10-1-33	10-1-31	10-1-29
FUNCTION Gnd	We In We Out	NC NC	Add In Bit 1 MSB	Add In Bit 2 MSB	Add In Bit 3	Add In Bit 4	Add In Bit 5	Add In Bit 6	Add In Bit 7	Add In Bit 8	Add In Bit 9	Add In Bit 10	Add In Bit 11 LSB
PIN 12-1-1 12-1-3	12-1-5	12 - 1 - 3 $12 - 1 - 11$	12-1-15	12-1-17	12-1-19	12-1-21	12-1-23	12-1-25	12-1-27	12-1-29	12-1-31	12-1-33	12-1-35
OF O	16-1-15 16-2-5	16-2-3	6/18-2-4	6/18-1-31	6/18-1-29	6/18-1-27	6/18-1-25	6/18-1-23	6/18-1-21	6/18-1-19	6/18-1-17	6/18-1-15	6/18-1-13
FUNCTION +5 +5	Ø. IN	$DRG(\beta)$ B1 Out $\overline{\beta}$	SS	Add Out Bit 2 MSB	Add Out Bit 3	Add Out Bit 4	Add Out Bit 5	Add Out Bit 6	Add Out Bit 7	Add Out Bit 8	Add Out Bit 9	Add Out Bit 10	Add Out Bit 11 LSB
PIN 12-1-2 12-1-4	12-1-6	12-1-12	12-1-14	12-1-18	12-1-20	12-1-22	12-1-24	12-1-26	12-1-28	12-1-30	12-1-32	12-1-34	12-1-36

AUXILIARY BOARD #1 DRIVERS

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 2 of 38)

	TO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	8-1-35	4-1-12	4-1-10	Gnd	Gnd
	FUNCTION	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	SSYNCBØ(2) Out	BSEL Out	ASEL Out	Gnd	Gnd
FOR (2)	PIN	12-2-1	12-2-3	12-2-5	12-2-7	12-2-9	12-2-11	12-2-13	12-2-15	12-2-17	12-2-19	12-2-21	12-2-23	12-2-25	12-2-27	12-2-29	12-2-31	12-2-33	12-2-35
CONNECTOR (2)	TO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	16-1-23	14-1-19 $16-1-19$	10-2-20	10-2-16		
	FUNCTION	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	SSYNCBØ In	SSYNCBØ(1) Out	ADC-Lo	ADC-Hi	+5	+5
	PIN	12-2-2	12-2-4	12-2-6	12-2-8	12-2-10	12-2-12	12-2-14	12-2-16	12-2-18	12-2-20	12-2-22	12-2-24	12-2-26	12-2-28	12-2-30	12-2-32	13-2-34	12-2-36

AUXILIARY BOARD #2 INVERTERS

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 3 of 38)

임

ADC PRESTART CKT AUXILIARY BOARD #3

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 4 of 38)

CONNECTOR (2)

인	5-2-13	13-2-13	7-2-5	11-2-5	Low Side Of	Front LED												
FUNCTION	PWROK	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
PIN	1-1-1	1-1-3	1-1-5	1-1-7	1-1-9	1-1-11	1-1-13	1-1-15	1-1-17	1-1-19	1-1-21	1-1-23	1-1-25	1-1-27	1-1-29	1-1-31	1-1-33	1-1-35
TO TO	11-2-36	11-2-35	11-2-34	5-2-36	5-2-35	5-2-34	11-2-10	11-2-9	7-2-10	7-2-9	7-2-14	7-2-13	3-1-4	3-1-3	1-2-3	1-2-12	1-2-8	1-2-12
FUNCTION) P 18	CH]) P 19	CH 2		P 20	∫CH 1	P 21	→ CH 2	2 17		Main Logic	P 16		C 4	P Q	F 3
FUN	+15	RET	-15	+15	RET	-15	+5	+5 RET	+5	+5 RET	-5	+5 RET	+5	+5 RET	+10	+10 RET	+24	+24 RET
PIN	1-1-2	1-1-4	1-1-6	1-1-8	1-1-10	1-1-12	1-1-14	1-1-16	1-1-18	1-1-20	1-1-22	1-1-24	1-1-26	1-1-28	1-1-30	1-1-32	1-1-34	1-1-36

ADC PROTECT CIRCUIT
AUXILIARY BOARD #4

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 5 of 38)

SMIO1	PIN	Z	¥	×	W	Δ	Ω	H	ß	R	Д	Z	M	ī	K	ט	H	Ē	臼	Q	ပ	В	Ą	
CONNECTOR (2)	읽	Gnd	Gnd	J1, 2-1-6	+24V In, 1-1-33	Gnd	Gnd, 1-1-31, 1-1-35	Gnd	10-1-22	Gnd	Gnd	Gnd	10-1-14	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	10-1-11	10-1-9	Gnd	Bnd	SYNTEST SM-101 DAU BOARD 1-2
CONN	FUNCTION	Gnd	Gnd	1 MHz In	24V In	Gnd	Gnd	Gnd	3rd MSD Bit 1	Gnd	Gnd	Gnd	2nd MSD Bit 1	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Range Bit l	Range Bit 2	Gnd	Gnd	SYNT
	FROM	1-2-2	1-2-4	1-2-6	1-2-8	1-2-10	1-2-12	1-2-14	1-2-16	1-2-18	1-2-20	1-2-22	1-2-24	1-2-26	1-2-28	1-2-30	1-2-32	1-2-34	1-2-36	1-2-38	1-2-40	1-2-42	1-2-44	

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 6 of 38)

SMIO	PIN	22	21	20	19	18	17	16	15	14	13	12	11	10	6	80	7	9	2	4	3	2	H
TOR (2)	TO	Gnd	+10 V, 1-1-29	NC	10-1-32	10-1-24	10-1-26	10-1-28	10-1-36	16-1-34	10-1-30	10-1-8	10-1-16	10-1-20	10-1-18	10-1-12	10-1-10	10-1-6	10-1-5	NC	2-1-8	NC	Gnd SYNTEST SM-101 DAU BOARD 1-2
CONNECTOR	FUNCTION	Gnd	+10 V In	+5 V Out	LSD Bit 2	3rd MSD Bit 2	3rd MSD Bit 4	3rd MSD Bit 8	LSD Bit 8	LSD Bit 4	LSD Bit 1	MSD Bit 2	2nd MSD Bit 2	2nd MSD Bit 8	2nd MSD Bit 4	MSD Bit 8	MSD Bit 4	MSD Bit 1	Range Bit 4	Output Enable	Output	Aux Output	Gnd SYNTES DAU BC
	FROM	1-2-1	1-2-3	1-2-5	1-2-7	1-2-9	1-2-11	1-2-13	1-2-15	1-2-17	1-2-19	1-2-21	1-2-23	1-2-25	1-2-27	1-2-29	1-2-31	1-2-33	1-2-35	1-2-37	1-2-39	1-2-41	1-2-43

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 7 of 38)

	TO							5-1-8	7-1-8	7-1-10	5-1-10	7-1-14	5-1-14	5-1-12	7-1-12	7-1-16	7-1-18	5-1-18	5-1-16
	FUNCTION	+ 22	+5	NC	NC	NC	NC	Lo In Bit 1	Hi In Bit 1	Hi In Bit 0 MSB	Lo In Bit 0 MSB	Hi In Bit 2	Lo In Bit 2	Lo ln Bit 3	Hi In Bit 3	Hi In Bit 5	Hi In Bit 4	Lo In Bit 4	Lo In Bit 5
OR (1)	FROM	4-1-1	4-1-3	4-1-5	4-1-7	4-1-9	4-1-11	4-1-13	4-1-15	4-1-17	4-1-19	4-1-21	4-1-23	4-1-25	4-1-27	4-1-29	4-1-31	4-1-33	4-1-35
CONNECTOR	TO					12-2-31	12-2-29	6-1-14	6-1-16	6-1-18	6-1-20	6-1-22	6-1-24	6-1-26	6-1-28	6-1-30	6-1-32	6-1-34	6-1-36
	FUNCTION	Gnd	Gnd	NC	NC	A Sel	B Sel	Out Bit 0 MSB	Out Bit 1	Out Bit 2	Out Bit 3	Out Bit 4	Out Bit 5	Out Bit 6	Out Bit 7	Out Bit 8	Out Bit 9	Out Bit 10	Out Bit 11
	FROM	4-1-2	4-1-4	4-1-6	4-1-8	4-1-10	4-1-12	4-1-14	4-1-16	4-1-18	4-1-20	4-1-22	4-1-24	4-1-26	4-1-28	4-1-30	4-1-32	4-1-34	4-1-36

BUFFER MEMORY INPUT CIRCUIT CHN 2
DAU BOARD #4

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 8 of 38)

CONNECTOR (2)

-2-2 7/32 In Bit 0 MSB B-2-48 4-2-1 -2-4 7/32 In Bit 1 B-2-46 4-2-3 -2-8 7/32 In Bit 2 B-2-40 4-2-5 -2-10 7/32 In Bit 4 B-2-40 4-2-9 -2-12 7/32 In Bit 6 B-2-38 4-2-13 -2-14 7/32 In Bit 6 B-2-36 4-2-13 -2-16 7/32 In Bit 6 B-2-34 4-2-13 -2-18 7/32 In Bit 9 B-2-17 4-2-13 -2-20 7/32 In Bit 10 B-2-17 4-2-13 -2-20 7/32 In Bit 10 B-2-16 4-2-17 -2-20 7/32 In Bit 10 B-2-16 4-2-23 -2-24 7/32 In Bit 11 B-2-14 4-2-23 -2-26 Clock In 16-1-31 4-2-25 -2-28 NC A-2-33 -2-30 NC A-2-33 -2-34 Gnd A-2-33	FROM	FUNCTION	TO	FROM	FUNCTION	TO
4 7/32 In Bit 1 B-2-46 4-2-3 7/32 In Bit 2 B-2-44 4-2-5 8 7/32 In Bit 3 B-2-40 4-2-9 10 7/32 In Bit 4 B-2-40 4-2-9 11 7/32 In Bit 6 B-2-36 4-2-13 12 7/32 In Bit 8 B-2-16 4-2-15 13 7/32 In Bit 9 B-2-17 4-2-15 20 7/32 In Bit 10 B-2-16 4-2-19 21 7/32 In Bit 10 B-2-16 4-2-21 22 7/32 In Bit 10 B-2-17 4-2-23 23 Clock In 16-1-31 4-2-25 24 7/32 In Bit 11 B-2-14 4-2-25 25 NC NC 4-2-31 26 God A-2-31 27 33 33	4-2-2	In Bit 0	B-2-48	-2-	Lo In Bit 6	5-1-22
5 7/32 In Bit 2 B-2-44 4-2-5 8 7/32 In Bit 3 B-2-42 4-2-7 10 7/32 In Bit 4 B-2-40 4-2-9 12 7/32 In Bit 5 B-2-36 4-2-11 14 7/32 In Bit 6 B-2-34 4-2-15 16 7/32 In Bit 9 B-2-16 4-2-15 20 7/32 In Bit 10 B-2-16 4-2-19 24 7/32 In Bit 11 B-2-14 4-2-25 26 Clock In 16-1-31 4-2-25 27 NC A-2-27 28 NC A-2-31 29 A-2-31 20 A-2-31 20 A-2-31 21 A-2-25 22 A-2-31 23 A-2-31 24 A-2-31 25 A-2-31	4-2-4	In	B-2-46	4-2-3	Lo In Bit 7	5-1-20
3 7/32 In Bit 3 B-2-42 4-2-7 10 7/32 In Bit 4 B-2-40 4-2-9 12 7/32 In Bit 5 B-2-36 4-2-11 14 7/32 In Bit 6 B-2-36 4-2-13 16 7/32 In Bit 8 B-2-17 4-2-15 20 7/32 In Bit 10 B-2-16 4-2-19 22 7/32 In Bit 10 B-2-15 4-2-21 24 7/32 In Bit 11 B-2-15 4-2-23 25 7/32 In Bit 11 B-2-15 4-2-23 26 Clock In 16-1-31 4-2-25 30 NC A-2-25 31 A-2-23 32 NC A-2-33 34 Gnd 35 A-2-33		In	B-2-44	4-2-5	Hi In Bit 7	7-1-20
7/32 In Bit 4 B-2-40 4-2-9 7/32 In Bit 6 B-2-36 4-2-11 7/32 In Bit 7 B-2-34 4-2-15 7/32 In Bit 8 B-2-17 4-2-15 7/32 In Bit 9 B-2-16 4-2-19 7/32 In Bit 10 B-2-16 4-2-19 7/32 In Bit 11 B-2-15 4-2-21 7/32 In Bit 11 B-2-15 4-2-25 NC A-2-25 NC A-2-27 NC A-2-27 NC A-2-31 Gnd A-2-33	4-2-8	In	B-2-42	4-2-7	Hi In Bit 6	7-1-22
7/32 In Bit 5 B-2-38 4-2-11 7/32 In Bit 6 B-2-34 4-2-15 7/32 In Bit 8 B-2-17 7/32 In Bit 9 B-2-16 7/32 In Bit 10 B-2-16 7/32 In Bit 10 B-2-15 7/32 In Bit 11 B-2-15 4-2-21 7/32 In Bit 11 B-2-15 4-2-27 NC NC A-2-23 Gnd A-2-31 Gnd	4-2-10	In	B-2-40	4-2-9	Hi In Bit 8	Gnd
7/32 In Bit 6 B-2-36 4-2-13 7/32 In Bit 8 B-2-17 4-2-15 7/32 In Bit 9 B-2-16 4-2-19 7/32 In Bit 10 B-2-16 4-2-21 7/32 In Bit 11 B-2-14 4-2-23 Clock In 16-1-31 4-2-25 NC NC A-2-29 NC Gad A-2-33 Gad A-2-33	4-2-12	In Bit	B-2-38	4-2-11	Lo In Bit 8	5-1-26
7/32 In Bit 7 B-2-34 4-2-15 7/32 In Bit 9 B-2-16 4-2-19 7/32 In Bit 10 B-2-15 7/32 In Bit 11 B-2-15 4-2-21 7/32 In Bit 11 B-2-14 4-2-23 Clock In NC NC A-2-29 NC A-2-31 Gnd A-2-33	4-2-14	In Bit	B-2-36	4-2-13	Lo In Bit 9	5-1-24
7/32 In Bit 8 B-2-17 4-2-17 7/32 In Bit 10 B-2-16 4-2-19 7/32 In Bit 10 B-2-15 4-2-21 7/32 In Bit 11 B-2-14 4-2-23 Clock In 16-1-31 4-2-25 NC 4-2-27 NC 4-2-29 NC 4-2-31 Gnd 4-2-33	4-2-16	In	B-2-34	4-2-15	Hi In Bit 9	Gnd
7/32 In Bit 10 B-2-16 4-2-19 7/32 In Bit 10 B-2-15 4-2-21 7/32 In Bit 11 B-2-14 4-2-23 Clock In 16-1-31 4-2-25 MC 4-2-27 NC 4-2-29 Gnd 4-2-33	4-2-18	In Bit	B-2-17	4-2-17	Lo In Bit 11	5-1-28
7/32 In Bit 10 B-2-15 4-2-21 7/32 In Bit 11 B-2-14 4-2-23 Clock In 16-1-31 4-2-25 NC 4-2-27 NC 4-2-31 Gnd 4-2-33	4-2-20	In Bit	B-2-16	4-2-19	Hi In Bit 11	Gnd
7/32 In Bit 11 B-2-14 4-2-23 Clock In 16-1-31 4-2-25 NC 4-2-27 NC 4-2-29 NC 4-2-31 Gnd 4-2-33	4-2-22	In Bit	-2-	4-2-21	Hi In Bit 10	Gnd
Clock In 16-1-31 4-2- MC 4-2- NC 4-2- Gnd 4-2-	4-2-24	In Bit	-2-1	4-2-23	Lo In Bit 11	5-1-30
MC 4-2- NC 4-2- Gnd 4-2-	ı	Clock In	-1-	4-2-25	NC	
NC 4-2- NC 4-2- Gnd 4-2-	-2-	NC		4-2-27	NC	
NC 4-2- Gnd 4-2-	- 1	NC		-2-	NC	
-2-34 Gnd 4-2-3	4-2-32	NC		4-2-31	NC	
C C - V	-2-3	Gnd		-2-3	+5	
-2-36 Gild 4-2-3	4-2-36	Gnd		4-2-35	+5	

BUFFER MEMORY INPUT CIRCUIT CHN 2
DAU BOARD #4

38) of - DAU PIN TO PIN WIRING TEST (Sheet 9 TABLE XI

Gnd

Gnd Gnd Gnd Gnd

Gnd Gnd Gnd Gnd Gnd Gnd Gnd

FUNCTION Gnd 5 - 1 - 355-1-13 5-1-15 5-1-17 5-1-19 5-1-23 5 - 1 - 255 - 1 - 295 - 1 - 335-1-11 5 - 1 - 215-1-27 5 - 1 - 315-1-1 5-1-3 5-1-5 5-1-7 5 - 1 - 9CONNECTOR (1) 16-2-25 4-1-19 4-1-25 4-1-35 4-2-33 4-2-23 4-1-13 4-1-23 4 - 2 - 134-2-17 4-2-11 4-2-3 4-2-1 NC +5 +5 LSB MSB +5 to Logic +5 to Logic FUNCTION Out Bit 11 0 Bit Bit Out Bit Out Bit Bit Bit Bit Out Bit Out Bit Out Bit Out Bit NC EOC EOC Out Out Out Out Out 5-1-10 5-1-12 5-1-14 5-1-16 5-1-18 5-1-20 5-1-22 5-1-24 5-1-26 5-1-28 5-1-30 5-1-32 5-1-34 5-1-36 5-1-8 FROM 5-1-6 5 - 1 - 2

Gnd

Gnd Gnd Gnd Gnd Gnd

LOW SPEED ADC CIRCUIT CHN DAU BOARD 5

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 10 of 38)

	TO	Gnd	9-1-17	9-1-25	NC	+5	NC	Gnd 1-1-1	NC	NC	NC	NC	NC	7-2-7 J9 Ret	NC	NC	NC	Gnd	Gnd
	FUNCTION	Gnd	Start Conv Ret	Gnd	NC	+5 for Prot Rel	NC	+5 Ret for Prot Rel	NC	NC	NC	NC	Gnd	Gnd	NC	NC	NC	Gnd	Gnd
CONNECTOR (2)	FROM	7-7-9	5-2-3	5-2-5	5-2-7	5-2-9	5-2-11	5-2-13	5-2-15	5-2-17	5-2-19	5-2-21	5-2-23	5-2-25	5-2-27	5-2-29	5-2-31	5-2-23	5-2-35
CONNEC	OT TO	+5 to A/D	9-1-15	9-1-27	NC	NC	NC	NC	NC	NC	NC	NC	NC	7-2-8, J9	NC	NC	NC	1-1-12 -15 to S/H	1-1-8 +15 to S/H
	FUNCTION	+> to ADC	Start Conv	Sample Comm	NC	NC	NC	NC	NC	NC	NC	NC	NC	Analog In	NC	NC	NC	-15 to S/H	+15 to S/H
	FROM	2-7-9	5-2-4	5-2-6	5-2-8	5-2-10	5-2-12	5-2-14	5-2-16	5-2-18	5-2-20	5-2-22	5-2-24	5-2-26	5-2-28	5-2-30	5-2-32	5-2-34	5-2-36

LOW SPEED ADC CIRCUIT CHN 2 DAU BOARD 5

193

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 11 of 38)

CONNECTOR (1)

FROM	FUNCTION	TO	FROM	FUNCTION	10
6-1-2	+5	+5	6-1-1	Gnd	Gnd
6-1-4	+5	+5	6-1-3	Gnd	Gnd
6-1-6	NC	NC	6-1-5	NC	NC
6-1-8	NC	NC	6-1-7	NC	NC
6-1-10	NC	NC	6-1-9	NC	NC
6-1-12	NC	NC	6-1-11	NC	NC
6-1-14	Data In Bit 0	4-1-14	6-1-13	Add In Bit 11 LSB	12-1-36
6-1-16	Data In Bit 1	4-1-16	6-1-15	Add In Bit 10	12-1-34
6-1-18	Data In Bit 2	4-1-18	6-1-17	Add In Bit 9	12-1-32
6-1-20	Data In Bit 3	4-1-20	6-1-19	Add In Bit 8	12-1-30
6-1-22	Data In Bit 4	4-1-22	6-1-21	Add In Bit 7	12-1-28
6-1-24	Data In Bit 5	4-1-24	6-1-23	Add In Bit 6	12-1-26
6-1-26	Data In Bit 6	4-1-26	6-1-25	Add In Bit 5	12-1-24
6-1-28	Data In Bit 7	4-1-28	6-1-27	Add In Bit 4	12-1-22
6-1-30	Data In Bit 8	5-1-30	6-1-29	Add In Bit 3	12-1-20
6-1-32	Data In Bit 9	4-1-32	6-1-31	Add In Bit 2 MSB	12-1-18
6-1-34	Data In Bit 10	4-1-34	6-1-33	WE In	12-1-7
6-1-36	Data In Bit 11	4-1-36	6-1-35	NC	NC

BUFFER MEMORY CIRCUIT CHN 2
DAU BOARD #6

38)	
of	
12	
(Sheet	
TEST	_
WIRING T	CTOR (2
PIN	ONNE
TO	Ü
PIN	
DAU	
[
XI	
TABLE	

TO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	Gnd	Gnd
FUNCTION	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	Gnd	Gnd
FROM	6-2-1	6-2-3	6-2-5	6-2-7	6-2-9	6-2-11	6-2-13	6-2-15	6-2-17	6-2-19	6-2-21	6-2-23	6-2-25	6-2-27	6-2-29	6-2-31	6-2-33	6-2-35
TO	12-1-14	12-1-16	14-1-21	14-1-23	14-1-25	14-1-27	14-2-1	14-2-3	14-2-5	14-2-7	14-2-17	14-2-19	14-2-21	14-2-23	NC	NC	+5	+2
FUNCTION	CS In	CS In	Data Out Bit 0 MSB	Data Out Bit 1	Data Out Bit 2	Data Out Bit 3	Data Out Bit 4	Data Out Bit 5	Data Out Bit 6	Data Out Bit 7	Data Out Bit 8	Data Out Bit 9	Data Out Bit 10	Data Out Bit 11	NC	NC	+5	+5
FROM	6-2-2	6-2-4	6-2-6	6-2-8	6-2-10	6-2-12	6-2-14	6-2-16	6-2-18	6-2-20	6-2-22	6-2-24	6-2-26	6-2-28	6-2-30	6-2-32	6-2-34	6-2-36

BUFFER MEMORY CIRCUIT CHN 2 DAU BOARD #6

38) - DAU PIN TO PIN WIRING TEST (Sheet 13 of TABLE XI

Gnd 읽 FUNCTION Gnd 7-1-15 7-1-19 7-1-33 7-1-13 7-1-17 7-1-23 7-1-25 7-1-27 7-1-29 $^{1-1-31}$ 7-1-35 7-1-11 7-1-21 7-1-9 7-1-5 7-1-7 7-1-3 7-1-1 CONNECTOR (1) 16-2-11 1-1-29 4-1-15 4-1-17 4-1-27 4 - 1 - 314-1-21 4-2-5 4-2-7 NC NC NC +5 +5 NC MSB EOC Out FUNCTION A/D Out Bit A/D Out Bit A/D Out Bit Out Bit A/D Out Bit EOC Out Out Bit A/D Out Bit A/D Out Bit +5 NC A/D A/D 7-1-16 7-1-18 7-1-24 7-1-26 7-1-28 7-1-10 7-1-12 7-1-14 7-1-20 7-1-22 7-1-30 7-1-32 7-1-34 7-1-36 7-1-6 7-1-8 FROM

HIGH SPEED ADC CIRCUIT CHN 2 DAU BOARD #7

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 14 of 38)

	TO	Gnd	Gnd	Gnd	Gnd 5-2-25	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd
	FUNCTION	Gnd	+5 to Protect Relay	+5 Ret Prot Relay	Rockland Ret	Gnd Return +5	Gnd Return +5	Gnd Return -5	Gnd Return +15	Gnd Return -15	Gnd Return +5	Ext in Switch Gnd Side	Norm In Switch Gnd Side	HP 122Ø Ret	Rockland Out Ret	NC	S/H Comm Ret	Gnd Return -15	Gnd Return +15
(2)	FROM	7-2-1	7-2-3	7-2-5	7-2-7	7-2-9	7-2-11	7-2-13	7-2-15	7-2-17	7-2-19	7-2-21	7-2-23	7-2-25	7-2-27	7-2-29	7-2-31	7-2-33	7-2-35
CONNECTOR (2)	TO	NC	9-2-29	NC	5-2-26	+2	+5	-5	+15	-15	-15	Front Panel	Front Panel	J-11	3-5	Front Panel	9-2-9	-15	+15
	FUNCTION	NC	Start Conv	NC	Rockland to HP 122β	+5	+5	L S	+15	-15	+5	To Ext in Switch	Ext In Signal	Analog to HP 122β	Analog to Rockland	Norm Side Ext Switch	S/H Comm In	-15	+15
	FROM	7-2-2	7-2-4	7-2-6	7-2-8	7-2-10	7-2-12	7-2-14	7-2-16	7-2-18	7-2-20	7-2-22	7-2-24	7-2-26	7-2-28	7-2-30	7-2-32	7-2-34	7-2-36

HIGH SPEED ADC CIRCUIT CHN 2 DAU BOARD #7

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 15 of 38)

	TO	Gnd	Gnd	16-1-11	B-2-9	B-2-8	B-2-7	B-2-6	B-2-5	16-1-13	10-2-12	10-2-14	10-2-10	10-2-6	10-2-24	B-3-5	B-2-3	B-3-4	12-2-27
	FUNCTION	Gnd	Gnd	DAGØ(5) B Out	COT \$4\$ In	COT \$5\$ In	COT Ø6Ø In	COT Ø7Ø In	DAG Ø In	DAG β -(β) Out	DAG β -(1) Out	DAG β -(2) Out	DAG β -(3) Out	DAG β -(4) Out	DAG β -(5) Out	SIN \$4\$ Out	SATNO Out	ØVØ SIN Ø5Ø Out	SSYNØBØ In
CONNECTOR (1)	FROM	8-1-1	8-1-3	8-1-5	8-1-7	8-1-9	8-1-11	8-1-13	8-1-15	8-1-17	8-1-19	8-1-21	8-1-23	8-1-25	8-1-27	8-1-29	8-1-31	8-1-33	8-1-35
0	TO	+5	+2	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
	FUNCTION	+5	+5	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
	FROM	8-1-2	8-1-4	8-1-6	8-1-8	8-1-10	8-1-12	8-1-14	8-1-16	8-1-18	8-1-20	8-1-22	8-1-24	8-1-26	8-1-28	9-1-30	8-1-32	8-1-34	8-1-36

DATA ACQUISITION CONTROL CIRCUIT (1 of 2)
DAU BOARD #8

38) - DAU PIN TO PIN WIRING TEST (Sheet 16 of TABLE XI

			CONNECTOR (2)		
FROM	FUNCTION	TO	FROM	FUNCTION	TO
8-2-2	NC	NC	8-2-1	EOC-LO CHN 2 In	5-1-34
8-2-4	NC	NC	8-2-3	EOC-LO CHN 1 In	13-1-34
8-2-6	NC	NC	8-2-5	EOC-HI CHN 2 In	7-1-34
8-2-8	NC	NC	8-2-7	EOC-LO CHN 1 In	11-1-34
8-2-10	NC	NC	8-2-9	WC-LO	NC
8-2-12	NC	NC	8-2-11	NC	NC
8-2-14	NC	NC	8-2-13	E Add Out	10-2-2
8-2-16	NC	NC	8-2-15	E WC Out	10-2-8
8-2-18	NC	NC	8-2-17	Busy In	16-1-17
8-2-20	NC	NC	8-2-19	EOM SIN Ø6Ø In	B-3-3
8-2-22	NC	NC	8-2-21	WC M/M In	10-2-18
8-2-24	NC	NC	8-2-23	7/32 WR In	10-2-30
8-2-26	NC	NC	8-2-25	7/32 RD In	10-2-26
8-2-28	NC	NC	8-2-27	ADC2-L0-In	10-2-20
8-2-30	NC	NC	8-2-29	ADC2-HI-In	10-2-16
8-2-32	NC	NC	8-2-31	NC	NC
8-2-34	+5	+5	8-2-33	Gnd	Gnd
8-2-36	+5	+5	8-2-35	Gnd	Gnd

DATA ACQUISITION CONTROL CIRCUIT (1 of 2) DAU BOARD #8

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 17 of 38)

13-2-6 8-2-29 8-2-27 1 - 1 - 3913 - 2 - 313-2-4 5-2-4 5-2-5 5-2-6 5-2-3 Gnd Gnd NC NC NC NC NC Gnd Ret From 9-1-15 Gnd Ret for 9-1-19 Gnd Ret for 9-1-27 Gnd Ret From 9-1-7 S/H LO CHN 1 Out S/H LO CHN 2 Out A/D LO CHN 2 Out A/D LO CHN 1 Out SYNTEST2 In ADC2 LO In ADC2 HI In FUNCTION Gnd Gnd NC CONNECTOR (1) 9-1-13 9-1-27 9-1-29 9-1-11 9 - 1 - 339-1-19 9 - 1 - 259 - 1 - 359-1-15 9 - 1 - 179 - 1 - 219 - 1 - 239 - 1 - 319-1-7 9-1-6 9 - 1 - 19-1-3 9 - 1 - 5FROM Gnd Gnd Gnd Gnd NC NC NC NC NC NC NC NC 입 +5 NC NC NC FUNCTION Gnd Gnd Gnd Gnd NC NC NC NC NC 9-1-12 9-1-18 9-1-20 9-1-56 9-1-28 9-1-30 9 - 1 - 349-1-10 9-1-14 9-1-16 9-1-22 9-1-24 9 - 1 - 329 - 1 - 369-1-8 FROM 9-1-4 9-1-2 9 - 1 - 6

ADC TIMING CIRCUIT DAU BOARD #9

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 18 of 33)

CONNECTOR (2)

TO	NC	11-2-32	11-2-31	7-2-31	7-2-32	NC	NC	NC	NC	11-2-3	11-2-4	NC	NC	7-2-3	7-2-4	NC	Gnd	Gnd
FUNCTION	NC	S/H HI CHN 1 Out	Gnd Ret for 9-2-5	Gnd Ret for 9-2-9	S/H HI CHN 2 Out	NC	NC	NC	. NC	Gnd Ret for 9-2-21	ADC HI CHN 1 Out	NC	NC	Gnd Ret for 9-2-29	ADC HI CHN 2 Out	NC	Gnd	Gnd
FROM	9-2-1	9-2-3	9-2-5	9-2-7	9-2-9	9-2-11	9-2-13	9-2-15	9-2-17	9-2-19	9-2-21	9-2-23	9-2-25	9-2-27	9-2-29	9-2-31	9-2-33	9-2-35
TO	NC	NC	Gnd	Gnd	NC	NC	NC	NC	NC	Gnd	NC	NC	NC	Gnd	NC	NC	+5	+5
FUNCTION	NC	NC	Gnd	Gnd	NC	NC	NC	NC	NC	Gnd	NC	NC	NC	Gnd	NC	NC	+5	+5
FROM	9-2-2	9-2-4	9-2-6	9-2-8	9-2-10	9-2-12	9-2-14	9-2-16	9-2-18	9-2-20	9-2-22	9-2-24	9-2-26	9-2-28	9-2-30	9-2-32	9-2-34	9-2-36

ADC TIMING CIRCUIT
DAU BOARD #9

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 19 of 38)

CONNECTOR (1)

OL P	Gnd	1-2-35	NC	1-2-40	1-2-38	12-1-19	12-1-17	12-1-15	NC	12-1-27	12-1-25	12-1-23	12-1-21	12-1-35	12-1-33	12-1-31	12-1-29
FUNCTION	Gnd	Range Out Bit 4	Range Out Bit 8	Range Out Bit 2	Range Out Bit 1	Add Out Bit 3	Add Out Bit 2	Add Out Bit 1	Add Out Bit 0 MSB	Add Out Bit 7	Add Out Bit 6	Add Out Bit 5	Add Out Bit 4	Add Out Bit 11 LSB	Add Out Bit 10	Add Out Bit 9	Add Out Bit 8
FROM	10-1-3	10-1-5	10-1-7	10-1-9	10-1-11	10-1-13	10-1-15	10-1-17	10-1-19	10-1-21	10-1-23	10-1-25	10-1-27	10-1-29	10-1-31	10-1-33	10-1-35
TO +	n +	1-2-33	1-2-21	1-2-31	1-2-29	1-2-24	1-2-23	1-2-27	1-2-25	1-2-16	1-2-9	1-2-11	1-2-13	1-2-19	1-2-7	1-2-3	1-2-4
FUNCTION) (Freq Sel Bit 1)	Freq Sel Bit 2 MSD	Freq Sel Bit 4 OUT	Freq Sel Bit 8	Freq Sel Bit 1 30Nn	Freq Sel Bit 2 MSD	Freq Sel Bit 4 Onm	Freq Sel Bit 8	Freq Sel Bit 1) 3BD	Freq Sel Bit 2 MSD	Freq Sel Bit 4 Our	Freq Sel Bit 8	Freq Sel Bit 1)	Freq Sel Bit 2 LSD	Freq Sel Bit 4 OUT	Freq Sel Bit 8
FROM	10-1-2	10-1-6	10-1-8	10-1-10	10-1-12	10-1-14	10-1-16	10-1-18	10-1-20	10-1-22	10-1-24	10-1-26	10-1-28	10-1-30	10-1-32	10-1-34	10-1-36

DATA ACQUISITION CONTROL CIRCUIT (2 of 2)
DAU BOARD #10

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 20 of 38)

CONNECTOR (2)

TO	B-2-13	B-2-12	B-2-11	B-2-10	B-2-17	B-2-16	B-2-15	B-2-14	B-2-40	B-2-38	B-2-36	B-2-34	B-2-48	B-2-46	B-2-44	B-2-42	Gnd	Gnd
FUNCTION	7/32 In DOT 12Ø	7/32 In DOT 13\$	7/32 In DOT 14\$	7/32 In DOT 15\$	7/32 In DOT \$8\$	7/32 In DOT Ø9Ø	7/32 In DOT 100	7/32 In DOT 11\$	7/32 In DOT Ø4Ø	7/32 In DOT Ø5Ø	7/32 In DOT \$6\$	7/32 In DOT \$7\$	7/32 In DOT ØØØ	7/32 In DOT Ø1Ø	7/32 In DOT \$2\$	7/32 In DOT Ø3Ø	Gnd	Gnd
FROM	10-2-1	10-2-3	10-2-5	10-2-7	10-2-9	10-2-11	10-2-13	10-2-15	10-2-17	10-2-19	10-2-21	10-2-23	10-2-25	10-2-27	10-2-29	10-2-31	10-2-33	10-2-35
01	8-2-13	8-1-35	8-1-25	8-2-15	8-1-23	8-1-19	8-1-21	2-1-24, 12-2-32 8-2-29	8-2-21	12-2-30, 2-1-26 8-2-27	2-1-16	8-2-27	8-2-25, 16-1-35	9-1-33, 2-1-18	8-2-23	NC	+5	+5
FUNCTION	E Add In	SSYNCB In	DAGØ (4) In	E WC In	DAGØ (3) In	DAGØ (1) In	DAGØ (2) In	ADC-HI Out	M/M WC Out	ADC-L0 Out	ADC2-L0 Out	DAGØ (5) In	7/32 RD Out	ADC2-Hi Out	7/32 WR Out	Spare DOT \$8\$	+5	+5
FROM	10-2-2	10-2-4	10-2-6	10-2-8	10-2-10	10-2-12	10-2-14	10-2-16	10-2-18	10-2-20	10-2-22	10-2-24	10-2-26	10-2-28	10-2-30	10-2-32	10-2-34	10-2-36

DATA ACQUISITION CONTROL CIRCUIT (2 of 2)

DAU BOARD #1\$

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 21 of 38)

CONNECTOR (1)

TO	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd
FUNCTION	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd
FROM	11-1-1	11-1-3	11-1-5	11-1-7	11-1-9	11-1-11	11-1-13	11-1-15	11-1-17	11-1-19	11-1-21	11-1-23	11-1-25	11-1-27	11-1-29	11-1-31	11-1-33	11-1-35
TO	+5	+5	NC	20-1-15	20-1-17	20-1-27	20-1-21	20-1-29	20-1-31	20-2-5	20-2-7	NC	NC	NC	NC	NC	16-2-13	NC
FUNCTION	+5	+5	EOC Out	A/D Out Bit 1	A/D Out Bit 0 MSB	A/D Out Bit 3	A/D Out Bit 2	A/D Out Bit 5	A/D Out Bit 4	A/D Out Bit 7	A/D Out Bit 6	NC	NC	NC	NC	NC	EOC Out	NC
FROM	11-1-2	11-1-4	11-1-6	11-1-8	11-1-10	11-1-12	11-1-14	11-1-16	11-1-18	11-1-20	11-1-22	11-1-24	11-1-26	11-1-28	11-1-30	11-1-32	11-1-34	11-1-36

HIGH SPEED ADC CIRCUIT CHANNEL 1
DAU BOARD #11

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 22 of 38)

	TO	Gnd	Gnd	Gnd	Gnd 13-2-25	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd
	FUNCTION	Gnd	+5 to Protect Relay	+5 Ret Prot Relay	Rockland Ret	Gnd Return +5	Gnd Return +5	Gnd Return -5	Gnd Return +15	Gnd Return -15	Gnd Return +5	Ext In Switch Gnd Side	Norm In Switch Gnd Side	HP 122∅ Ret	Rockland Out Ret	NC	S/H Comm Ret	Gnd Return -15	Gnd Return +15
(2)	FROM	11-2-1	11-2-3	11-2-5	11-2-7	11-2-9	11-2-11	11-2-13	11-2-15	11-2-17	11-2-19	11-2-21	11-2-23	11-2-25	11-2-27	11-2-29	11-2-31	11-2-33	11-2-35
CONNECTOR (2)	TO	NC	9-2-21	NC	13-2-26	+5, 1-1-14	+5	-5	+15	-15	+5	Front Panel	Front Panel	J-10	3-6	Front Panel	9-2-3	-15, 1-1-6	+15, 1-1-2
	FUNCTION	NC	Start Conv	NC	Rockland to HP 122\$	+5	+5	1-5	+15	-15	+5	To Ext In Switch	Ext in Signal	Analog to HP 122 β	Analog to Rockland	Norm Side Ext Switch	S/H Comm In	-15	+15
	FROM	11-2-2	11-2-4	11-2-6	11-2-8	11-2-10	11-2-12	11-2-14	11-2-16	11-2-18	11-2-20	11-2-22	11-2-24	11-2-26	11-2-28	11-2-30	11-2-32	11-2-34	11-2-36

5

HIGH SPEED ADC CIRCUIT CHANNEL 1
ADC BOARD #11

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 23 of 38) CONNECTOR (1)

	FUNCTION	인	FROM	FUNCTION	TO
13-1-2	+5 to Logic	+5	13-1-1	Gnd	Gnd
13-1-4	+5 to Logic	+5	13-1-3	Gnd	Gnd
13-1-6	NC	NC	13-1-5	Gnd	Gnd
13-1-8 01	Out Bit 1	20-1-13	13-1-7	Gnd	Gnd
13-1-10 Oi	Out Bit Ø MSB	20-1-19	13-1-9	Gnd	Gnd
13-1-12 Or	Out Bit 3	20-1-25	13-1-11	Gnd	Gnd
13-1-14 Or	Out Bit 2	20-1-23	13-1-13	Gnd	Gnd
13-1-16	ut Bit 5	20-1-35	13-1-15	Gnd	Gnd
13-1-18 Or	Out Bit 4	20-1-33	13-1-17	Gnd	Gnd
13-1-20 OI	Out Bit 7	20-2-3	13-1-19	Gnd	Gnd
13-1-22 Or	Out Bit 6	20-2-1	13-1-21	Gnd	Gnd
13-1-24 Or	Out Bit 9	20-2-13	13-1-23	Gnd	Gnd
13-1-26 Or	Out Bit 8	20-2-11	13-1-25	Gnd	Gnd
13-1-28 Or	Out Bit 11 LSB	20-2-17	13-1-27	Gnd	Gnd
13-1-30 Or	Out Bit 10	20-2-23	13-1-29	Gnd	Gnd
13-1-32	NC	NC	13-1-31	Gnd	Gnd
13-1-34	EOC	16-2-27	13-1-33	Gnd	Gnd
13-1-36	EOC	NC	13-1-35	Gnd	Gnd

LOW SPEED ADC CIRCUIT CHANNEL 1 DAU BOARD #13

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 24 of 38)

CONNECTOR (2)

TO	Gnd	9-1-6	9-1-21	NC	+5	NC	1-1-1	NC	NC	NC	NC	NC	13-2-7 J7 Ret	NC	NC	NC	NC	Gnd
FUNCTION	Gnd	Sample Comm	Gnd	NC	NC	NC	NC	NC	NC	NC	NC	Gnd	Gnd	NC	NC	NC	Gnd	Gnd
FROM	13-2-1	13-2-3	13-2-5	13-2-7	13-2-9	13-2-11	13-2-13	13-2-15	13-2-17	13-2-19	13-2-21	13-2-23	13-2-25	13-2-27	13-2-29	13-2-31	13-2-33	13-2-35
TO	+5 to ADC	9-1-7	9-1-19	NC	NC	NC	NC	NC	NC	NC	NC	NC	13-2-8, J7	NC	NC	NC	-15 to S/H	+15 to S/H
FUNCTION	+5 to ADC	Start Conv	Sample Comm	NC	NC	NC	NC	NC	NC	NC	NC	NC	Analog In	NC	NC	NC	-15 to S/H	+15 to S/H
FROM	13-2-2	13-2-4	13-2-6		13-2-10	13-2-12	13-2-14	13-2-16	13-2-18	13-2-20	13-2-22	13-2-24	13-2-26	13-2-28	13-2-30	13-2-32	13-2-34	13-2-36

LOW SPEED ADC CIRCUIT CHANNEL 1 DAU BOARD #13

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 25 of 38)

CONNECTOR (1)

7/32 Out Bit AP Out Bit AP Out Bit

BUFFER MEMORY OUTPUT SELECTOR CIRCUIT DAU BOARD #14

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 26 of 38)

CONNECTOR (2)

TO	6-2-14	6-2-16	6-2-18	6-2-20	18-2-14	18-2-16	18-2-18	18-2-20	6-2-22	6-2-24	6-2-26	6-2-28	18-2-22	18-2-24	18-2-26	18-2-28	Gnd	Gnd
FUNCTION	Chn 2 In Bit 4	Chn 2 In Bit 5	Chn 2 In Bit 6	Chn 2 In Bit 7	Chn 1 In Bit 4	Chn 1 In Bit 5	Chn 1 In Bit 6	Chn 1 In Bit 7	Chn 2 In Bit 8	Chn 2 In Bit 9	Chn 2 In Bit 1 β	Chn 2 In Bit 11	Chn 1 In Bit 8	Chn 1 In Bit 9	Chn 1 In Bit 10	Chn l In Bit 11	Gnd	Gnd
FROM	14-2-1	14-2-3	14-2-5	14-2-7	14-2-9	14-2-11	14-2-13	14-2-15	14-2-17	14-2-19	14-2-21	14-2-23	14-2-25	14-2-27	14-2-29	14-2-31	14-2-33	14-2-35
TO	NC	NC	NC	NC	B-3-14	B-3-15	B-3-17	B-3-16	B-3-36	B-3-34	NC	NC	NC	NC	NC	NC	+5	+5
FUNCTION	AP Out Bit 11	AP Out Bit 10	AP Out Bit 8	AP Out Bit 9	7/32 Out Bit 11	7/32 Out Bit 1Ø	7/32 Out Bit 8	7/32 Out Bit 9	7/32 Out Bit 6	7/32 Out Bit 7	AP Out Bit 7	AP Out Bit 6	NC	NC	NC	NC	+2	+2
FROM	14-2-2	14-2-4	14-2-6	14-2-8	14-2-10	14-2-12	14-2-14	14-2-16	14-2-18	14-2-20	14-2-22	14-2-24	14-2-26	14-2-28	14-2-30	14-2-32	14-2-34	14-2-36

BUFFER MEMORY OUTPUT SELECTOR CIRCUIT DAU BOARD #14

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 27 of 38)

CONNECTOR (1)

BUFFER MEMORY TIMING CIRCUIT
DAU BOARD #16

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 28 of 38)

CONNECTOR (2)

TO	NC	12-1-12	12-1-8, 14-1-17	NC	NC	7-1-34, 2-1-28	11-1-34, 2-1-34	NC	NC	2-1-22	NC	2-1-20	5-1-34, 2-1-32	13-1-34, 2-1-30	NC	NC	Gnd	Gnd
FUNCTION	NC	DRG (Ø) B2 In	Sel Out	NC	NC	EOC Hi Chn 2 In	EOC Hi Chn 1 In	NC	ADC3 Hi In	ADC3 Hi In	ADC3 Lo In	ADC3 Lo In	EOC Lo Chn 2 In	EOC Lo Chn 1 In	NC	NC	Gnd	Gnđ
FROM	16-2-1	16-2-3	16-2-5	16-2-7	16-2-9	16-2-11	16-2-13	16-2-15	16-2-17	16-2-19	16-2-21	16-2-23	16-2-25	16-2-27	16-2-29	16-2-31	16-2-33	16-2-35
TO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	+2	+2
FUNCTION	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	+5	+5
FROM	16-2-2	16-2-4	16-2-6	16-2-8	16-2-10	16-2-12	16-2-14	16-2-16	16-2-18	16-2-20	16-2-22	16-2-24	16-2-26	16-2-28	16-2-30	16-2-32	16-2-34	16-2-36

BUFFER MEMORY TIMING CIRCUIT
DAU BOARD #16

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 29 of 38)

	TO	Gnd	Gnd	NC	NC	NC	NC	12-1-36	12-1-34	12-1-32	12-1-30	12-1-28	12-1-26	12-1-24	12-1-22	12-1-20	12-1-18	12-1-9	NC
	FUNCTION	Gnd	Gnd	NC	NC	NC	NC	Add In Bit 11 LSB	Add In Bit 10	Add In Bit 9	Add In Bit 8	Add In Bit 7	Add In Bit 6	Add In Bit 5	Add In Bit 4	Add In Bit 3	Add In Bit 2 MSB	We In	NC
TOR (1)	FROM	18-1-1	18-1-3	18-1-5	18-1-7	18-1-9	18-1-11	18-1-13	18-1-15	18-1-17	18-1-19	18-1-21	18-1-23	18-1-25	18-1-27	18-1-29	18-1-31	18-1-33	18-1-35
CONNECTOR (1)	TO I	+5	+5	NC	NC	NC	NC	20-1-14	20-1-16	20-1-18	20-1-20	20-1-22	20-1-24	20-1-26	20-1-28	20-1-30	20-1-32	20-1-34	20-1-36
	FUNCTION	+5	+5	NC	NC	NC	NC	Data In Bit 0 MSB	Data In Bit 1	Data In Bit 2	Data In Bit 3	Data In Bit 4	Data In Bit 5	Data In Bit 6	Data In Bit 7	Data In Bit 8	Data In Bit 9	Data In Bit 10	Data In Bit 11
	FROM	18-1-2	18-1-4	18-1-6	18-1-8	18-1-10	18-1-12	18-1-14	18-1-16	18-1-18	18-1-20	18-1-22	18-1-24	18-1-26	18-1-28	18-1-30	18-1-32	18-1-34	18-1-36

BUFFER MEMORY CIRCUIT CHANNEL 1 DAU BOARD #18

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 30 of 38)

CONNECTOR (2)

TO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	Gnd	Gnd
FUNCTION	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	Gnd	Gnd
FROM	18-2-1	18-2-3	18-2-5	18-2-7	18-2-9	18-2-11	18-2-13	18-2-15	18-2-17	18-2-19	18-2-21	18-2-23	18-2-25	18-2-27	18-2-29	18-2-31	18-2-33	18-2-35
TO	12-1-14	12-1-16	14-1-29	14-1-31	14-1-33	14-1-35	14-2-9	14-2-11	14-2-13	14-2-15	14-2-25	14-2-27	14-2-29	14-2-31	NC	NC	+5	+5
FUNCTION	CS In	CS In	Data Out Bit 0 MSB	Data Out Bit 1	Data Out Bit 2	Data Out Bit 3	Data Out Bit 4	Data Out Bit 5	Data Out Bit 6	Data Out Bit 7	Data Out Bit 8	Data Out Bit 9	Data Out Bit 1\$	Data Out Bit 11	NC	NC	+ 5	+5
FROM	18-2-2	18-2-4	18-2-6	18-2-8	18-2-10	18-2-12	18-2-14	18-2-16	18-2-18	18-2-20	18-2-22	18-2-24	18-2-26	18-2-28	18-2-30	18-2-32	18-2-34	18-2-36

BUFFER MEMORY CIRCUIT
DAU BOARD #18

m TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 31 of

CONNECTOR (1)

FROM	FUNCTION	10	FROM	FUNCTION	TO
20-1-2	Gnd	Gnd	20-1-1	+5	+5
20-1-4	Gnd	Gnd	20-1-3	+5	+5
20-1-6	NC	NC	20-1-5	NC	NC
20-1-8	NC	NC	20-1-7	NC	NC
20-1-10	A Sel	12-2-31	20-1-9	NC	NC
20-1-12	B Sel	12-2-29	20-1-11	NC	NC
20-1-14	Out Bit 0 MSB	18-1-14	20-1-13	Lo In Bit 1	13-1-8
20-1-16	Out Bit 1	18-1-16	20-1-15	Hi In Bit 1	11-1-8
20-1-18	Out Bit 2	18-1-18	20-1-17	Hi In Bit 0 MSB	11-1-10
20-1-20	Out Bit 3	18-1-29	20-1-19	Lo In Bit 0 MSB	13-1-1(
20-1-22	Out Bit 4	18-1-22	20-1-21	Hi In Bit 2	11-1-14
20-1-24	Out Bit 5	18-1-24	20-1-23	Lo In Bit 2	13-1-1
20-1-26	Out Bit 6	18-1-26	20-1-25	Lo In Bit 3	13-1-12
20-1-28	Out Bit 7	18-1-28	20-1-27	Hi In Bit 3	11-1-13
20-1-30	Out Bit 8	18-1-30	20-1-29	Hi In Bit 5	11-1-16
20-1-32	Out Bit 9	18-1-32	20-1-31	Hi In Bit 4	11-1-18
20-1-34	Out Bit 10	18-1-34	20-1-33	Lo In Bit 4	13-1-18
20-1-36	Out Bit 11	18-1-36	20-1-35	Lo In Bit 5	13-1-16

BUFFER MEMORY INPUT SELECTOR CIRCUIT CHANNEL 1
DAU BOARD #20

ω ω

9

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 32 of 38)

	TO	13-1-22	13-1-20	11-1-20	11-1-22	Gnd (Hi Bit 9)	13-1-26	13-1-24	Gnd (Hi Bit 10)	13-1-28	Gnd (Hi Bit 12)	Gnd (Hi Bit 11)	13-1-30	NC	NC	NC	NC	+5	+5
	FUNCTION	Lo In Bit 6	Lo In Bit 7	Hi In Bit 7	Hi In Bit 6	Hi In Bit 8 G	Lo In Bit 8	Lo In Bit 9	Hi In Bit 9 G	Lo In Bit 11	Hi In Bit 11 G	Hi In Bit 10 G	Lo In Bit 10	NC	NC	NC	NC	+5	+5
CONNECTOR (2)	FROM	20-2-1	20-2-3	20-2-5	20-2-7	20-2-9	20-2-11	20-2-13	20-2-15	20-2-17	20-2-19	20-2-21	20-2-23	20-2-25	20-2-27	20-2-29	20-2-31	20-2-33	.20-2-35
CONNEC	TO	B-2-48	B-2-46	B-2-44	B-2-42	B-2-40	B-2-38	B-2-36	B-2-34	B-2-17	B-2-16	B-2-15	B-2-14	16-1-29	NC	NC	NC	Gnd	Gnd
	FUNCTION	7/32 In Bit 0 MSB	7/32 In Bit 1	7/32 In Bit 2	7/32 In Bit 3	7/32 In Bit 4	7/32 In Bit 5	7/32 In Bit 6	7/32 In Bit 7	7/32 In Bit 8	7/32 In Bit 9	7/32 In Bit 1Ø	7/32 In Bit 11	Clock In	NC	NC	NC	Gnd	Gnd
	FROM	20-2-2	20-2-4	20-2-6	20-2-8	20-2-10	20-2-12	20-2-14	20-2-16	20-2-18	20-2-20	20-2-22	20-2-24	20-2-26	20-2-28	20-2-30	20-2-32	20-2-34	20-2-36

BUFFER MEMORY INPUT SELECTOR CIRCUIT CHANNEL 1
DAU BOARD #20

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 33 of 38)

	인	Gnd	Gnd	Gnd	Gnd	8-1-1, Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd
	FROM	B-2-18	B-2-19	B-2-20	B-2-21	B-2-22	B-2-23	B-2-24	B-2-25	B-2-26	B-2-27	B-2-28	B-2-29	B-2-30
CONNECTOR (2) DD - 50S	FUNC	DIN ØØØ RET	SCLR Ø RET	SATNO Ø RET	DRG Ø RET	DAG Ø RET	COT Ø7Ø RET	COT Ø6Ø RET	COT Ø5Ø RET	COT Ø4Ø RET	DOT 15Ø RET	DOT 14Ø RET	DOT 13Ø RET	DOT 12Ø RET
CONNECTO	TO	14-1-24	NC	8-1-31	16-1-15	8-1-15	8-1-13	8-1-11	8-1-9	8-1-7	10-2-7	10-2-5	10-2-3	10-2-1
	FROM	B-2-1	B-2-2	B-2-3	B-2-4	B-2-5	B-2-6	B-2-7	B-2-8	B-2-9	B-2-10	B-2-11	B-2-12	B-2-13
	FUNC	DIN ØØØ	SCLR Ø	SATNO Ø	DRG Ø	DAG Ø	COT Ø7Ø	COT Ø6Ø	COT Ø5Ø	COT Ø4Ø	DOT 15\$	DOT 14\$	DOT 13Ø	DOT 12Ø

DAU BACKPLANE CONNECTOR PIN MAP (BACK-CONN - PIN) INTERCONNECTION TO INTERDATA 7/32 ULI

216

TABLE XI - DAU PIN TO PIN WIRING TEST (Sheet 34 of 38)

CONNECTOR (2) DD - 50S

TO	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd	Gnd
FROM	B-2-31	B-2-32	B-2-33	B-2-50	B-2-35	B-2-37	B-2-39	B-2-41	B-2-43	B-2-45	B-2-47	B-2-49
FUNC	DOT 11 BRET	DOT 1ØØ RET	DOT Ø9Ø RET	DOT Ø8Ø RET	DOT \$7\$ RET	DOT Ø6Ø RET	DOT Ø5Ø RET	DOT Ø4Ø RET	DOT Ø3Ø RET	DOT Ø2Ø RET	DOT Ø1Ø RET	DOT ØØØ RET
TO	$\frac{2-1}{-2}$	10-2-13 $4/20-2-22$	10-2-11 $4/20-2-20$	10-2-9	10-2-23 $4/20-2-16$	10-2-21 $4/20-2-14$	10-2-19 $4/20-2-12$	10-2-17 4/20-2-10	10-2-31 $4/20-2-8$	10-2-29 $4-20-2-6$	10-2-27 $4/20-2-4$	10-2-25
FROM	B-2-14	B-2-15	B-2-16	B-2-17	B-2-34	B-2-36	B-2-38	B-2-40	B-2-42	B-2-44	B-2-46	B-2-48
FUNC	DOT 118	DOT 199	род топ	DOT Ø8Ø	DOT M70	DOT Ø6Ø	DOT Ø5Ø	DOT Ø4Ø	DOT Ø3Ø	DOT Ø2Ø	DOT Ø1Ø	DOT BBB

DAU BACKPLANE CONNECTOR PIN MAP (BACK-CONN - PIN) INTERCONNECTION TO INTERDATA 7/32 ULI

38) TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 35 of

508

CONNECTOR (3) DD -

TO FUNC TO	Gnd Gnd B-3-18 Gnd	NC SIN Ø7Ø RET B-3-19 Gnd	8-2-19 SIN Ø6Ø RET B-3-20 Gnd	8-1-33 SIN Ø5Ø RET B-3-21 Gnd	8-1-29 SIN Ø4Ø RET B-3-22 Gnd	NC SIN Ø3Ø RET B-3-23 Gnd	NC SIN \$2\$ RET B-3-24 Gnd	NC SIN Ø1Ø RET B-3-25 Gnd	NC SIN ØØØ RET B-3-26 Gnd	Gnd SIN 15 Ø RET B-3-27 Gnd	Gnd SIN 14\$ RET B-3-28 Gnd	Chd CTN 130 BET B-3-29 Ghd
FUNC	Gnd	010	Ø9Ø	Ø2Ø	Ø4Ø	Ø3Ø	ØZØ	ØIØ	BBB	150	140	שצו
TO	Gnd											נט
FROM	B-3-1	B-3-2	B-3-3	B-3-4	B-3-5	B-3-6	B-3-7	B-3-8	B-3-9	B-3-10	B-3-11	0-3-12
FUNC	Gnd	grø Nis	SIN Ø6Ø	SIN Ø5Ø	SIN Ø4Ø	SIN Ø3Ø	SIN Ø2Ø	SIN Ø1Ø	SIN ØØØ	SIN 15Ø	SIN 140	CTN 124

DAU BACKPLANE CONNECTOR PIN MAP (BACK-CONN - PIN) INTERCONNECTION TO INTERDATA 7/32 ULI

of 38) TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 36

		CONNECTOR (3) DD -) DD - 50S		
FUNC	FROM	TO	FUNC	FROM	TO
DIN 12Ø	B-3-13	Gnd	DIN 12Ø RET	B-3-30	Gnd
DIN 11Ø	B-3-14	14-2-10	DIN 11Ø RET	B-3-31	Gnd
DIN 100	B-3-15	14-2-12	DIN 100 RET	B-3-32	Gnd
ø6ø NIG	B-3-16	14-2-16	DIN Ø9Ø RET	B-3-33	Gnd
DIN Ø8Ø	B-3-17	14-2-14	DIN Ø8Ø RET	B-3-50	Gnd
DIN Ø7Ø	B-3-34	14-2-20	DIN Ø7Ø RET	B-3-35	Gnd
DIN Ø6Ø	B-3-36	14-2-18	DIN Ø6Ø RET	B-3-37	Gnd
DIN Ø5Ø	B-3-38	14-1-20	DIN Ø5Ø RET	B-3-39	Gnd
DIN Ø4Ø	B-3-40	14-1-18	DIN Ø4Ø RET	B-3-41	Gnd
DIN Ø3Ø	B-3-42	14-1-22	DIN Ø3Ø RET	B-3-43	Gnd
DIN Ø2Ø	B-3-44	14-1-28	DIN Ø2Ø RET	B-3-45	Gnd
DIN Ø1Ø	B-3-46	14-1-26	DIN Ø1Ø RET	B-3-47	Gnd
Gnd	B-3-48	Gnd	Gnd	B-3-49	Gnd
	DAU BACKPLAN INTERC	CKPLANE CONNECTOR PI	BACKPLANE CONNECTOR PIN MAP (BACK-CONN INTERCONNECTION TO INTERDATA 7/32 UL	NN - PIN) ULI	

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 37 of 38)

CONNECTOR (2) DD - 50S

PIN	T-2-14	B-2-15	T-2-16	T-2-17	T-2-34	T-2-36	T-2-38	T-2-40	T-2-42	T-2-44	T-2-46	T-2-48	T-2-18/25/50
FUNC	DOT 11\$	DOT 1ØØ	рор тод	DOT Ø8Ø	DOT Ø7Ø	DOT Ø6Ø	DOT Ø5Ø	DOT Ø4Ø	DOT Ø3Ø	DOT Ø2Ø	DOT Ø1Ø	DOT ØØØ	Ground
PIN	T-2-1	T-2-2	T-2-3	T-2-4	T-2-5	T-2-6	T-2-7	T-2-8	T-2-9	T-2-10	T-2-11	T-2-12	T-2-13
FUNC	DIN ØØØ	SCLRO	SATNO	DRGO	DAGO	COT Ø7Ø	COT Ø6Ø	COT Ø5Ø	COT Ø4Ø	DOT 15Ø	DOT 14Ø	DOT 13Ø	DOT 12Ø

DAU TEST PANEL CONNECTOR PIN MAP (TEST-CONN - PIN) INTERCONNECTION TO DAU BACK PLANE

TABLE XI - DAU PIN TO PIN WIRING LIST (Sheet 38 of 38)

	PIN	T-3-13	T-3-14	T-3-15	T-3-16	T-3-17	T-3-34	T-3-36	T-3-38	T-3-40	T-3-42	T-3-44	T-3-46	T-3-48
3 (3)	FUNC	DIN 12Ø	DIN 118	DIN 188	Ø6Ø NIO	DIN Ø8Ø	DIN Ø7Ø	DIN Ø6Ø	DIN Ø5Ø	DIN Ø4Ø	DIN Ø3Ø	DIN Ø2Ø	DIN Ø18	DIN BBB
CONNECTOR (3)	PIN	T-3-1/18/50	T-3-2	T-3-3	T-3-4	T-3-5	T-3-6	T-3-7	T-3-8	T-3-9	T-3-10	T-3-11	T-3-12	
	FUNC	Ground	SIN Ø7Ø	SIN Ø6Ø	SIN Ø5Ø	SIN Ø4Ø	SIN Ø3Ø	SIN Ø2Ø	SIN Ø1Ø	SIN ØØØ	DIN 15Ø	DIN 14Ø	DIN 13Ø	

DAU TEST PANEL CONNECTOR PIN MAP (TEST-CONN - PIN) INTERCONNECTION TO DAU BACK PLANE

APPENDIX B

Table XII - DAU Backplane Coaxial Connections

	^		
IGNAL	IGNAL	0	-90°
S	S	0	I
MHz	MHz	MHZ	MHZ
30	30	30	30
I	1	1	1
7	3	4	2
ט	ט	ט	J 5
	2 - 30	2 - 3\$ MHZ 3 - 3\$ MHZ	2 - 3\$ MHZ 3 - 3\$ MHZ 4 - 3\$ MHZ

through back plane SMA fittings but by running cables dir-These signals are not brought in

ectly to the high speed ADC boards.

With respect to the DAU

(FROM)

Rockland CH 1

ı

5

(TO)

Rockland CH 1

1

9

(TO)

7

Rockland CH

ı

ω

D

- HP 122Ø Scope CH 2 J 11

нР 122∅ Scope СН

1

J 10

- Rockland CH 2 (FROM)

9

b

BACKPLANE SMA COAXIAL CONNECTORS

Table XIII - AP-12ØB Specifications

FLOATING POINT SYSTEMS AP-120B Array Processor

The AP-120B installed in the Satellite Communications Laboratory includes the following configuration:

- 768 words of bipolar RAM program source memory Each word is 64 bits
- 1024 words of bipolar RAM table memory Each word is 38 bits
 - 16K words of MOS RAM main data memory Each word is 38 bits

APAL cross assembler program

APEX executive program

APLINK linking loader program

APSIM simulator program

APDEBUG debugging program

APTEST diagnostic and test program

MATH Library

IOP-16 16 bit I/O port

Table XIV - SM-101 Specifications

SM-101 Frequency Synthesizer Module made by SYNTEST Corporation.

This is a four and one-half digit modular synthesizer used to provide programmable sample rate for the Data Acquisition Unit.

Ø.1 Hz to 16 MHz in 8 ranges

TTL compatible into 5Ø ohm load

Frequency digitally selectable by BCD TTL lines

Spurious outputs 6Ø db below full output

Setting time 1Ø milliseconds to 1Ø%

Rise time to square wave 8 nanoseconds

Fall time to square wave 8 nanoseconds

Table XV - DATEL SHM and ADC Module Specifications (Page 1 of 2)

DATEL sample-and-hold modules and analog-to-digital converter modules used in the Data Acquisition Unit.

S/H modules:

SHM-5	Input voltage range +10 volts
	Over voltage range +15 volts
	Input impedance 1 M ohm
	Gain
	Acquisition time to $.1\%$ 200 nsec
	Acquisition time to $.\emptyset1\%$ $35\emptyset$ nsec
	Bandwidth tracking 5 MHz
SHM-UH	Input voltage range ±5 volts
	Input impedance 100 M ohm
	Gain +1
	Acquisition time 35 nsec
	Settled Output 50 nsec
	Maximum sample rates 10 MHz
A/D converter modul	les:
ADC-EH12B3	Input voltage range ±5 volts
	Input impedance 1.15 K ohm
	Input overvoltage +20 volts
	Parallel output 12 bits
	Serial output

Table XV - DATEL SHM and ADC Module Specifications (Page 2 of 2)

	Two's	compl	ement	, p	osi	tiv	ve	tr	ue		
	Convers	sion	time-	-			-	-	- 2	nse	c max
	Start o	conve	rt	-		-	-	-	100	nse	c min
ADC-VH9B2	Input	volta	ge	-			-	-	- <u>+</u> 1	.28	volts
	Input	overv	oltag	e -		-	-	-	-	<u>+</u> 5	volts
	Input	imped	ance-	-			-	-	-	1ØØ	ohms
	Paralle	el ou	tput-	-			-	-	-		8 bit
	Offset	bina	ry, r	eve	rse	e C	odi	ing	4		
	Conver	sion	time-	-			-	-	-	2ØØ	nsec
	Start	conve	rt	_			_	_	_	40	nsec

APPENDIX D

Table XVI - DAU Signal Reference Chart (Page 1 of 2)

Signal Name	Purpose	Reference
ADC-HI/LO	A/D convert, Mode I control	Table II
ADC2-HI/LO	A/D convert, prestart control	Table II
ADC3-HI/LO	A/D convert enable	Table II
Ain	Enable AP-12ØB output data bus	Figure 32
ASEL/BSEL	Input Selector code select	Table IV
BUSYØ, SIN Ø4Ø	DAU busy status	Table VII
CS/CS	Chip select for buffer memory	Table IV
DAGØ (Ø-5)	Control register loading signals	Table VII
DAGØB1(Ø)DAGØB2(Ø)	7/32 WR clocking signals	Table IV, VI
DAGØ/DRGØ	7/32 data transfer signals	Table IV, VI
DELAY TIMER	Extra delay for DMA to 7/32	Figure 25
DRGØB1(Ø)DRGØB2(Ø)	7/32 RD clocking signals	Table VI
E ADD	Enable Address register	Table VII
EOC HI Chnl/CHn2	End-of-convert high spd ADC's	Table I, VI
EOC LO Chn1/Chn2	End-of-convert low spd ADC's	Table I, VI

APPENDIX D

Table XVI - DAU Signal Reference Chart (Page 2 of 2)

Signal Name	Purpose	Reference
EOCM	End-of-convert-master coincidence of EOC's	Table VI
EOM, SIN Ø6Ø	End-of-Medium status	Table VI
E WC	Enable Word Count Register	Table VII
OVØ, SIN Ø5Ø	DAU overrun status	Table VII
PWROK	Power OK, all supplies on	Table I
Sample Comm HI/LO	Start taking sample	Table I
SATNO	DAU to 7/32 interupt	Table VII
SEL (TOGGLE F/F)	Output both channels of data in Output Selector	Table IV, VI
SYNCBØ	Slave-sync B, end of cycle	Table IV, VI
SSYNCB1(Ø)	Delayed SSYNCBØ	Table VI
SSYNCB2 (Ø)	Delayed SSYNCB1(Ø)	Table VII
Start Convert HI/LO	Start A/D conversion	Table I
SYNTEST/SYNTEST2	Sample rate clock	Table II
WC-LO, SIN Ø7Ø	Word Count register = zero status	Figure 35
WE	Write enable for buffer memory	Table IV, VI
lMHZ	ADC Prestart clock source	Table VII
7/32 RD	Data transfer from DAU to 7/32	Table VII
7/32 WR	Data transfer from 7/32 to DAU	Table VII
	228	

APPENDIX E

DUAL CHANNEL A/D CONVERSION THEORY

The Data Acquisition Unit uses dual channel A/D conversion to produce a wider bandwidth frequency spectrum for a given sample rate and to more efficiently use the FFT algorithm. To understand the mathmatics of dual channel conversion, the following derivation is given:

Given an ideal sinusoidal input as shown in Figure 46(a), where;

input = $\cos(\omega_0 + \Delta)$ t

L.O. for real channel - 2 $\cos \omega_0$ t

L.O. for imaginary channel - 2 sin $\omega_0^{}$ t and considering that possible apparent image components which are part of the input signal are;

 $\alpha \cos(\omega_0 - \Delta) t$

 $\beta \sin(\omega_0 - \Delta) t$

Taking this ideal case and using appropriate trig identities, Table 46(a), shows the real and imaginary output for each input.

Then the actual case, Figure 46(b), can be considered taking into account possible phase and gain errors where:

input = $\cos(\omega_0 + \Delta)$ t

L.O. for real channel = $(1+\epsilon/2)\cos(\omega_0 t+\phi/2)$

L.O. for imaginary channel = $(1=\epsilon/2)\cos(\omega_0 t - \phi/2)$ which results in:

$$R' = (1+\epsilon/2)\cos(\Delta t - \phi/2)$$

$$= (1+\epsilon/2)(\cos\Delta t \cos\phi/2 + \sin\Delta t \sin\phi/2)$$

$$I' = -(1-\epsilon/2)\sin(\Delta t + \phi/2)$$

$$= -(1-\epsilon/2)(\sin\Delta t \cos\phi/2 + \cos\Delta t \sin\phi/2)$$

for small phase errors

$$\cos\phi/2 \approx 1$$
 and $\sin\phi/2 \approx \phi/2$

using these assumptions and ignoring second order terms;

$$R^{\dagger} \approx \cos \Delta t + \phi/2 \sin \Delta t + \varepsilon/2 \cos \Delta t$$

I'
$$\approx -\sin\Delta t - \phi/2\cos\Delta t + \varepsilon/2\sin\Delta t$$
actual term w term 3
signal
out

comparing terms 2 and 3 with those terms in Table 46(a), shows that term 2 can be thought of as the result of an apparent image component ($\beta = -\phi/2$) of;

$$-\phi/2\sin(\omega_0-\Delta)t$$

term 3 can be thought of as the result of apparent image component $(\alpha=\epsilon/2)$ of;

$$\varepsilon/2\cos(\omega_0-\Delta)t$$

These two terms appear to arise from an input image, Figure 46(c), with amplitude;

$$1/2\sqrt{\varepsilon^2+\phi^2}$$

From this the image power to actual power can be compared;

$$\frac{\text{Image power}}{\text{Actual power}} = (\epsilon/2)^2 + (\phi/2)^2$$

as an example consider;

$$\varepsilon/2 = 2^{\circ}$$

$$\varepsilon/2 = 10^{-2}$$

then image power to actual power = ;

10
$$\log_{10} (10^{-4} + (\frac{2\pi}{180})^2)$$

$$= 10 \log_{10} (10^{-4} + 1.22 \times 10^{-3})$$

= -28.8 dB

Thus the phase error and gain errors are additive.

After down conversion in the DAU, the baseband signals are amplified and filtered before being A/O converted. This additional signal manipulation causes additional frequency dependent phase shift that must be considered.

$$\theta_1(\omega) \mid \omega = \Delta = \theta_1$$
 for real channel

$$\theta_{2}(\omega) \mid \omega = \Delta = \theta_{2}$$
 for imaginary channel

then including this phase shift in the R' and I' signals gives:

R'
$$\approx \cos(\Delta t + \theta_1) + \phi/2\sin(\Delta t - \theta_1) + \epsilon/2\cos(\Delta t - \theta_1)$$

I'
$$\approx \sin(\Delta t + \theta_2) - \phi/2\cos(\Delta t - \theta_2) + \epsilon/2\sin(\Delta t - \theta_2)$$

ignoring second order terms and assuming for small angles

$$\cos \theta \approx 1$$
 and $\sin \theta \approx \theta$

R'
$$\approx \cos\Delta t + \theta_1 \sin\Delta t + \phi/2 \sin\Delta t + \varepsilon/2 \cos\Delta t$$

I'
$$\approx \sin\Delta t + \theta_2 \cos\Delta t - \phi/2 \cos\Delta t + \varepsilon/2 \sin\Delta t$$

let
$$\theta_1 = \theta_0 + \gamma$$

$$\theta_2 = \theta_0 - \gamma$$

then

$$(\theta_0 + \gamma)\sin\Delta t \approx \theta_0\sin\Delta t + \gamma\sin\Delta t$$

 $(\theta_0 + \gamma)\cos\Delta t \approx \theta_0\cos\Delta t - \gamma\cos\Delta t$

and

R'
$$\approx (1+\theta_0)\cos\Delta t + (\gamma+\theta/2)\sin\Delta t + \epsilon/2\cos\Delta t$$

I' $\approx (1+\theta_0)\sin\Delta t - (\gamma+\theta/2)\cos\Delta t + \epsilon/2\sin\Delta t$


actual term 2 term 3

signal


comparing terms to Figure 46(a), the ratio of image to signal power is;

Image power
$$= (\gamma + \phi/2)^2 + (\epsilon/2)^2$$
 (1) where $\gamma = \text{baseband phase shift}$ $\phi/2 = \text{L.O. phase shift}$ $\epsilon/2 = \text{gain error}$


The image power to actual power ratio for different values of gain or phase error has been shown as examples in Table 46(b) and (c). It is important to remember that γ is a function of frequency that cannot be adjusted. The phase shift φ can be adjusted to a minimum and gain error ε can be adjusted to a minimum. Therefore, the largest contribution to phase error and hence image frequency will be γ , the baseband phase shift.



a) ideal signals



b) actual signals



c) image amplitude

Figure 46 - Dual Channel ADC Theory

TABLE XVII - DUAL CHANNEL ADC THEORY

	IN	R	OUT	1
	cos(ω _o +Δ)t	cos∆t αcos∆t		-sin∆t
α	cos(ω _o -Δ)t	-βsin∆t		αsin∆t
β	cos(ω _o -Δ)t			βsin∆t

(a) Ideal signal components

ε	% voltage error	image down
10 ⁻²	1%	-46dB
10 ⁻¹	10%	- 26dB

(b) Image component with $(\gamma+\phi/2)^2=0$

(γ+φ/2)	image down
10	-35.2dB
20	-29.1dB
5°	-21.1dB
3 (

(c) Image component with $(\epsilon/2)^2=0$

GLOSSARY OF TERMS

SATCOM Satellite Communications

NAVPGSCOL Naval Postgraduate School

FLTSAT Fleet Satellite

GAPFILLER An Orbiting Satellite

NAVELEX Naval Electronics Command

FSM Fleet Satellite Monitor

LIST OF REFERENCES

- 1. Naval Postgraduate School Report NPS62-78-ØØ1, <u>Digital</u>
 Control and Processing for a Satellite Communications
 Monitoring System, by G. W. Bohannan, September 1977.
- 2. Naval Postgraduate School Report NPS62-78-004PR, Hardware Development for a Satellite Signal Analyzer, by J. D. Zuber, December 1977.
- 3. SYNTEST Corporation, Frequency Synthesizer Module, Data Sheet, The Syntest SM-101 Frequency Synthesizer Module, not dated.
- DATEL Systems Inc., DATEL Analog-to-Digital Specifications, Bulletin AVHAT1 15311, Analog-to-Digital Converter Model ADC-VH Series, 1973.
- 5. DATEL Systems Inc., DATEL Sample-Hold Module Specifications, Bulletin SH5-L10608, Ultra Fast, .01% Sample-Hold Model SHM-5, August 1976.
- 6. DATEL Systems Inc., DATEL Analog-to-Digital Module Specifications, Bulletin EHDAN1Ø6Ø6, Ultra Fast 12 Bit Analog to Digital Converter Model ADC-EH12B3, July 1976.
- 7. DATEL Systems Inc., DATEL Sample-Hold Module Specifications, Bulletin SUHBL10501, Ultra High Speed Sample and Hold Model SHM-UH, January 1975.
- 8. ROCKLAND Systems Corporation, ROCKLAND Multi-Channel Filter System 816 Operating Manual, Part Number 800-0080, July 1976.
- 9. INTERDATA, Inc., M48-Ø13 Universal Logic Interface Instruction Manual, Publication Number 29-311RØ1, April 1975.
- 10. FLOATING POINT SYSTEMS, Inc., Processor Handbook, Publication Number 7259-Ø2, May 1976.
- 11. FLOATING POINT SYSTEMS, Inc., <u>IOP 16/38 User's Guide</u>, Publication Number 731ØR (Preliminary), July 1977.
- 12. FLOATING POINT SYSTEMS, Inc., AP-120B Math Library,
 Part 1 and Part 2, Publication Number 7288-03, August
 1977.

- 13. FLOATING POINT SYSTEMS, Inc., Software Development Package Manuals, Publication Number FPS-7292, September 1976.
- 14. TEKTRONIX, Inc., Plot IO Terminal Control System User's Manual, Publication Number Ø62-1474-ØØ, January 1976.
- 15. Mead, R. R., <u>Digital Control and Interfacing for a High</u>
 Speed Satellite Communications Signal Processor, M.S.
 Thesis, Naval Postgraduate School, Monterey, CA,
 September, 1978.

INITIAL DISTRIBUTION LIST

		No. of Copies
1.	Commander (Attn: E. L. Warden, PME-106-112A) Naval Electronic Systems Command Department of the Navy Washington, D.C. 20360	8
2.	Commander (Attn: W. C. Willis, PME-106-11) Naval Electronic Systems Command Department of the Navy Washington, D.C. 20360	1
3.	Commander (Attn: W. R. Coffman, PME-106-16) Naval Electronic Systems Command Department of the Navy Washington, D.C. 20360	1
4.	Library Naval Postgraduate School Monterey, California 93940	2
5.	Office of Research Administration (012A) Naval Postgraduate School Monterey, California 93940	1
6.	Professor John E. Ohlson Code 620L Naval Postgraduate School Monterey, California 93940	20
7.	Commander (Attn: LT Gary W. Bohannon, G60) Naval Security Group 3810 Nebraska Avenue, N.W. Washington, D.C. 20390	1
8.	Commander (Attn: Robert S. Trible, 0252) Naval Electronic Systems Engineering Activity (NESEA) Patuxent River, Maryland 20670	1